Home
last modified time | relevance | path

Searched refs:num_ways (Results 1 – 8 of 8) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn32/
H A Ddcn32_clk_mgr.c697 clk_mgr_base->clks.prev_num_ways = clk_mgr_base->clks.num_ways; in dcn32_update_clocks()
699 if (clk_mgr_base->clks.num_ways != new_clocks->num_ways && in dcn32_update_clocks()
700 clk_mgr_base->clks.num_ways < new_clocks->num_ways) { in dcn32_update_clocks()
701 clk_mgr_base->clks.num_ways = new_clocks->num_ways; in dcn32_update_clocks()
702 dcn32_smu_send_cab_for_uclk_message(clk_mgr, clk_mgr_base->clks.num_ways); in dcn32_update_clocks()
763 if (clk_mgr_base->clks.num_ways != new_clocks->num_ways in dcn32_update_clocks()
[all...]
H A Ddcn32_clk_mgr_smu_msg.h40 void dcn32_smu_send_cab_for_uclk_message(struct clk_mgr_internal *clk_mgr, unsigned int num_ways);
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn401/
H A Ddcn401_clk_mgr.c724 params->update_cab_for_uclk_params.num_ways); in dcn401_execute_block_sequence()
890 clk_mgr_base->clks.prev_num_ways = clk_mgr_base->clks.num_ways; in dcn401_build_update_bandwidth_clocks_sequence()
891 if (clk_mgr_base->clks.num_ways != new_clocks->num_ways && in dcn401_build_update_bandwidth_clocks_sequence()
892 clk_mgr_base->clks.num_ways < new_clocks->num_ways) { in dcn401_build_update_bandwidth_clocks_sequence()
894 clk_mgr_base->clks.num_ways = new_clocks->num_ways; in dcn401_build_update_bandwidth_clocks_sequence()
896 block_sequence[num_steps].params.update_cab_for_uclk_params.num_ways = clk_mgr_base->clks.num_ways; in dcn401_build_update_bandwidth_clocks_sequence()
[all...]
H A Ddcn401_clk_mgr.h44 unsigned int num_ways; member
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn32/
H A Ddcn32_hwseq.c230 uint32_t num_ways = 0; in dcn32_calculate_cab_allocation() local
249 num_ways = dc->debug.force_mall_ss_num_ways; in dcn32_calculate_cab_allocation()
251 num_ways = dc->res_pool->funcs->calculate_mall_ways_from_bytes(dc, mall_ss_size_bytes); in dcn32_calculate_cab_allocation()
253 num_ways = 0; in dcn32_calculate_cab_allocation()
256 return num_ways; in dcn32_calculate_cab_allocation()
678 unsigned int num_ways = dcn32_calculate_cab_allocation(dc, context); in dcn32_update_mall_sel()
713 num_ways <= dc->caps.cache_num_ways && in dcn32_update_mall_sel()
677 unsigned int num_ways = dcn32_calculate_cab_allocation(dc, context); dcn32_update_mall_sel() local
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn401/
H A Ddcn401_hwseq.c1161 uint8_t num_ways = 0; in dcn401_set_cursor_position()
1180 num_ways = dc->debug.force_mall_ss_num_ways; in dcn401_set_cursor_position()
1182 num_ways = dc->res_pool->funcs->calculate_mall_ways_from_bytes(dc, mall_ss_size_bytes); in dcn401_set_cursor_position()
1184 num_ways = 0; in dcn401_set_cursor_position()
1186 return num_ways; in dcn401_set_cursor_position()
3862 unsigned int num_ways = dcn401_calculate_cab_allocation(dc, context); in get_hubp_by_inst()
3899 uint32_t mall_sel = (num_ways <= dc->caps.cache_num_ways && in dcn401_setup_vupdate_interrupt_sequence()
1254 uint8_t num_ways = 0; dcn401_calculate_cab_allocation() local
3933 unsigned int num_ways = dcn401_calculate_cab_allocation(dc, context); dcn401_program_mall_pipe_config_sequence() local
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn32/
H A Ddcn32_resource.c2063 uint32_t cache_lines_used, lines_per_way, total_cache_lines, num_ways; in dcn32_calculate_mall_ways_from_bytes() local
2078 num_ways = cache_lines_used / lines_per_way; in dcn32_calculate_mall_ways_from_bytes()
2080 num_ways++; in dcn32_calculate_mall_ways_from_bytes()
2082 return num_ways; in dcn32_calculate_mall_ways_from_bytes()
/linux/drivers/gpu/drm/amd/display/dc/
H A Ddc.h705 int num_ways;
731 * but stored here so the values are part of the update_clocks call similar to num_ways
704 int num_ways; global() member