Home
last modified time | relevance | path

Searched refs:num_syncs (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/gpu/drm/xe/
H A Dxe_exec.c117 u32 i, num_syncs, num_ufence = 0; in xe_exec_ioctl() local
147 if (args->num_syncs) { in xe_exec_ioctl()
148 syncs = kcalloc(args->num_syncs, sizeof(*syncs), GFP_KERNEL); in xe_exec_ioctl()
157 for (num_syncs = 0; num_syncs < args->num_syncs; num_syncs++) { in xe_exec_ioctl()
158 err = xe_sync_entry_parse(xe, xef, &syncs[num_syncs], in xe_exec_ioctl()
159 &syncs_user[num_syncs], SYNC_PARSE_FLAG_EXEC | in xe_exec_ioctl()
165 if (xe_sync_is_ufence(&syncs[num_syncs])) in xe_exec_ioctl()
220 fence = xe_sync_in_fence_get(syncs, num_syncs, q, vm); in xe_exec_ioctl()
225 for (i = 0; i < num_syncs; i++) in xe_exec_ioctl()
276 for (i = 0; i < num_syncs && !err; i++) in xe_exec_ioctl()
[all …]
H A Dxe_vm.c797 struct xe_sync_entry *syncs, u32 num_syncs);
1700 find_ufence_get(struct xe_sync_entry *syncs, u32 num_syncs) in find_ufence_get() argument
1704 for (i = 0; i < num_syncs; i++) { in find_ufence_get()
2651 ufence = find_ufence_get(vops->syncs, vops->num_syncs); in vm_bind_ioctl_ops_fini()
2664 for (i = 0; i < vops->num_syncs; i++) in vm_bind_ioctl_ops_fini()
2833 int num_syncs) in vm_bind_ioctl_signal_fences() argument
2838 fence = xe_sync_in_fence_get(syncs, num_syncs, in vm_bind_ioctl_signal_fences()
2843 for (i = 0; i < num_syncs; i++) in vm_bind_ioctl_signal_fences()
2855 struct xe_sync_entry *syncs, u32 num_syncs) in xe_vma_ops_init() argument
2862 vops->num_syncs = num_syncs; in xe_vma_ops_init()
[all …]
H A Dxe_vm_types.h369 u32 num_syncs; member
/linux/drivers/iommu/arm/arm-smmu-v3/
H A Darm-smmu-v3-test.c18 unsigned int num_syncs; member
71 test_writer->num_syncs += 1; in arm_smmu_test_writer_record_syncs()
130 .num_syncs = 0, in arm_smmu_v3_test_ste_expect_transition()
148 KUNIT_EXPECT_EQ(test, test_writer.num_syncs, num_syncs_expected); in arm_smmu_v3_test_ste_expect_transition()
414 .num_syncs = 0, in arm_smmu_v3_test_cd_expect_transition()
432 KUNIT_EXPECT_EQ(test, test_writer.num_syncs, num_syncs_expected); in arm_smmu_v3_test_cd_expect_transition()
/linux/include/uapi/drm/
H A Dxe_drm.h1076 __u32 num_syncs; member
1283 __u32 num_syncs; member
/linux/Documentation/gpu/
H A Ddrm-vm-bind-async.rst258 synchronous VM_BIND, the num_syncs and syncs fields must be zero. Here
298 /** @num_syncs: amount of syncs to wait for or to signal on completion. */
299 __u32 num_syncs;