Home
last modified time | relevance | path

Searched refs:num_queue_per_pipe (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_gfx.c53 * adev->gfx.mec.num_queue_per_pipe; in amdgpu_gfx_mec_queue_to_bit()
54 bit += pipe * adev->gfx.mec.num_queue_per_pipe; in amdgpu_gfx_mec_queue_to_bit()
63 *queue = bit % adev->gfx.mec.num_queue_per_pipe; in amdgpu_queue_mask_bit_to_mec_queue()
64 *pipe = (bit / adev->gfx.mec.num_queue_per_pipe) in amdgpu_queue_mask_bit_to_mec_queue()
66 *mec = (bit / adev->gfx.mec.num_queue_per_pipe) in amdgpu_queue_mask_bit_to_mec_queue()
81 int num_queue_per_pipe = 1; /* we only enable 1 KGQ per pipe */ in amdgpu_gfx_me_queue_to_bit() local
85 * num_queue_per_pipe; in amdgpu_gfx_me_queue_to_bit()
86 bit += pipe * num_queue_per_pipe; in amdgpu_gfx_me_queue_to_bit()
208 adev->gfx.mec.num_queue_per_pipe, in amdgpu_gfx_compute_queue_acquire()
219 adev->gfx.mec.num_queue_per_pipe; in amdgpu_gfx_compute_queue_acquire()
[all …]
H A Damdgpu_amdkfd.c181 .num_queue_per_pipe = adev->gfx.mec.num_queue_per_pipe, in amdgpu_amdkfd_device_init()
202 * adev->gfx.mec.num_queue_per_pipe; in amdgpu_amdkfd_device_init()
H A Dgfx_v12_0.c1368 adev->gfx.mec.num_queue_per_pipe; in gfx_v12_0_alloc_ip_dump()
1381 adev->gfx.me.num_queue_per_pipe; in gfx_v12_0_alloc_ip_dump()
1398 int num_queue_per_pipe = 1; /* we only enable 1 KGQ per pipe */ in gfx_v12_0_sw_init() local
1407 adev->gfx.me.num_queue_per_pipe = 8; in gfx_v12_0_sw_init()
1410 adev->gfx.mec.num_queue_per_pipe = 4; in gfx_v12_0_sw_init()
1415 adev->gfx.me.num_queue_per_pipe = 1; in gfx_v12_0_sw_init()
1418 adev->gfx.mec.num_queue_per_pipe = 8; in gfx_v12_0_sw_init()
1455 adev->gfx.mec.num_queue_per_pipe) / 2; in gfx_v12_0_sw_init()
1507 for (j = 0; j < num_queue_per_pipe; j++) { in gfx_v12_0_sw_init()
1526 for (j = 0; j < adev->gfx.mec.num_queue_per_pipe; j++) { in gfx_v12_0_sw_init()
[all …]
H A Dgfx_v11_0.c1550 adev->gfx.mec.num_queue_per_pipe; in gfx_v11_0_alloc_ip_dump()
1563 adev->gfx.me.num_queue_per_pipe; in gfx_v11_0_alloc_ip_dump()
1579 int num_queue_per_pipe = 1; /* we only enable 1 KGQ per pipe */ in gfx_v11_0_sw_init() local
1595 adev->gfx.me.num_queue_per_pipe = 2; in gfx_v11_0_sw_init()
1598 adev->gfx.mec.num_queue_per_pipe = 4; in gfx_v11_0_sw_init()
1603 adev->gfx.me.num_queue_per_pipe = 1; in gfx_v11_0_sw_init()
1606 adev->gfx.mec.num_queue_per_pipe = 8; in gfx_v11_0_sw_init()
1764 for (j = 0; j < num_queue_per_pipe; j++) { in gfx_v11_0_sw_init()
1783 for (j = 0; j < adev->gfx.mec.num_queue_per_pipe; j++) { in gfx_v11_0_sw_init()
4999 for (j = 0; j < adev->gfx.mec.num_queue_per_pipe; j++) { in gfx_v11_0_soft_reset()
[all …]
H A Dgfx_v9_4_3.c1027 adev->gfx.mec.num_queue_per_pipe; in gfx_v9_4_3_alloc_ip_dump()
1064 adev->gfx.mec.num_queue_per_pipe = 8; in gfx_v9_4_3_sw_init()
1110 for (j = 0; j < adev->gfx.mec.num_queue_per_pipe; j++) { in gfx_v9_4_3_sw_init()
4588 adev->gfx.mec.num_queue_per_pipe; in gfx_v9_4_3_ip_print()
4595 adev->gfx.mec.num_queue_per_pipe); in gfx_v9_4_3_ip_print()
4602 for (k = 0; k < adev->gfx.mec.num_queue_per_pipe; k++) { in gfx_v9_4_3_ip_print()
4656 adev->gfx.mec.num_queue_per_pipe; in gfx_v9_4_3_ip_dump()
4664 for (k = 0; k < adev->gfx.mec.num_queue_per_pipe; k++) { in gfx_v9_4_3_ip_dump()
H A Dgfx_v10_0.c4729 adev->gfx.mec.num_queue_per_pipe; in gfx_v10_0_alloc_ip_dump()
4742 adev->gfx.me.num_queue_per_pipe; in gfx_v10_0_alloc_ip_dump()
4758 int num_queue_per_pipe = 1; /* we only enable 1 KGQ per pipe */ in gfx_v10_0_sw_init() local
4770 adev->gfx.me.num_queue_per_pipe = 8; in gfx_v10_0_sw_init()
4773 adev->gfx.mec.num_queue_per_pipe = 8; in gfx_v10_0_sw_init()
4785 adev->gfx.me.num_queue_per_pipe = 2; in gfx_v10_0_sw_init()
4788 adev->gfx.mec.num_queue_per_pipe = 4; in gfx_v10_0_sw_init()
4793 adev->gfx.me.num_queue_per_pipe = 1; in gfx_v10_0_sw_init()
4796 adev->gfx.mec.num_queue_per_pipe = 8; in gfx_v10_0_sw_init()
4923 for (j = 0; j < num_queue_per_pipe; j++) { in gfx_v10_0_sw_init()
[all …]
H A Dgfx_v9_0.c2202 adev->gfx.mec.num_queue_per_pipe; in gfx_v9_0_alloc_ip_dump()
2275 adev->gfx.mec.num_queue_per_pipe = 8; in gfx_v9_0_sw_init()
2391 for (j = 0; j < adev->gfx.mec.num_queue_per_pipe; j++) { in gfx_v9_0_sw_init()
7271 adev->gfx.mec.num_queue_per_pipe); in gfx_v9_ip_print()
7275 for (k = 0; k < adev->gfx.mec.num_queue_per_pipe; k++) { in gfx_v9_ip_print()
7317 for (k = 0; k < adev->gfx.mec.num_queue_per_pipe; k++) { in gfx_v9_ip_dump()
H A Dgfx_v8_0.c1912 adev->gfx.mec.num_queue_per_pipe = 8; in gfx_v8_0_sw_init()
1989 for (j = 0; j < adev->gfx.mec.num_queue_per_pipe; j++) { in gfx_v8_0_sw_init()
/linux/drivers/gpu/drm/amd/amdkfd/
H A Dkfd_device_queue_manager.c87 + pipe) * dqm->dev->kfd->shared_resources.num_queue_per_pipe; in is_pipe_enabled()
90 for (i = 0; i < dqm->dev->kfd->shared_resources.num_queue_per_pipe; ++i) in is_pipe_enabled()
105 return dqm->dev->kfd->shared_resources.num_queue_per_pipe; in get_queues_per_pipe()
1707 mec = (i / dqm->dev->kfd->shared_resources.num_queue_per_pipe) in set_sched_resources()
1859 num_hw_queue_slots = dqm->dev->kfd->shared_resources.num_queue_per_pipe * in start_cpsch()
2154 mec = (i / dqm->dev->kfd->shared_resources.num_queue_per_pipe) in detect_queue_hang()