Home
last modified time | relevance | path

Searched refs:num_levels (Results 1 – 25 of 36) sorted by relevance

12

/linux/drivers/video/backlight/
H A Dmp3309c.c204 int num_levels; in mp3309c_parse_fwnode() local
236 num_levels = ANALOG_I2C_NUM_LEVELS; in mp3309c_parse_fwnode()
249 num_levels = device_property_count_u32(dev, "brightness-levels"); in mp3309c_parse_fwnode()
250 if (num_levels < 2) in mp3309c_parse_fwnode()
254 num_levels = MP3309C_PWM_DEFAULT_NUM_LEVELS; in mp3309c_parse_fwnode()
259 pdata->levels = devm_kcalloc(dev, num_levels, sizeof(*pdata->levels), GFP_KERNEL); in mp3309c_parse_fwnode()
264 pdata->levels, num_levels); in mp3309c_parse_fwnode()
268 for (i = 0; i < num_levels; i++) in mp3309c_parse_fwnode()
272 pdata->max_brightness = num_levels - 1; in mp3309c_parse_fwnode()
H A Dpwm_bl.c222 unsigned int num_levels; in pwm_backlight_parse_dt() local
251 num_levels = length / sizeof(u32); in pwm_backlight_parse_dt()
254 if (num_levels > 0) { in pwm_backlight_parse_dt()
255 data->levels = devm_kcalloc(dev, num_levels, in pwm_backlight_parse_dt()
262 num_levels); in pwm_backlight_parse_dt()
287 unsigned int num_input_levels = num_levels; in pwm_backlight_parse_dt()
303 num_levels = (num_input_levels - 1) * num_steps + 1; in pwm_backlight_parse_dt()
305 num_levels); in pwm_backlight_parse_dt()
311 table = devm_kcalloc(dev, num_levels, sizeof(*table), in pwm_backlight_parse_dt()
344 data->max_brightness = num_levels - 1; in pwm_backlight_parse_dt()
/linux/drivers/gpu/drm/radeon/
H A Dsumo_dpm.c345 u32 highest_engine_clock = ps->levels[ps->num_levels - 1].sclk; in sumo_program_bsp()
352 for (i = 0; i < ps->num_levels - 1; i++) in sumo_program_bsp()
406 for (i = 0; i < ps->num_levels; i++) { in sumo_program_at()
407 asi = (i == ps->num_levels - 1) ? pi->pasi : pi->asi; in sumo_program_at()
421 a_t = CG_R(m_a * r[ps->num_levels - 1] / 100) | in sumo_program_at()
422 CG_L(m_a * l[ps->num_levels - 1] / 100); in sumo_program_at()
668 pi->boost_pl = new_ps->levels[new_ps->num_levels - 1]; in sumo_patch_boost_state()
741 dpm_ctrl4 |= (1 << (new_ps->num_levels - 1)); in sumo_program_wl()
757 u32 n_current_state_levels = (old_ps == NULL) ? 1 : old_ps->num_levels; in sumo_program_power_levels_0_to_n()
759 for (i = 0; i < new_ps->num_levels; i++) { in sumo_program_power_levels_0_to_n()
[all …]
H A Dtrinity_dpm.c798 u32 n_current_state_levels = (old_ps == NULL) ? 1 : old_ps->num_levels; in trinity_program_power_levels_0_to_n()
800 for (i = 0; i < new_ps->num_levels; i++) { in trinity_program_power_levels_0_to_n()
805 for (i = new_ps->num_levels; i < n_current_state_levels; i++) in trinity_program_power_levels_0_to_n()
921 if (new_ps->levels[new_ps->num_levels - 1].sclk >= in trinity_set_uvd_clock_before_set_eng_clock()
922 current_ps->levels[current_ps->num_levels - 1].sclk) in trinity_set_uvd_clock_before_set_eng_clock()
935 if (new_ps->levels[new_ps->num_levels - 1].sclk < in trinity_set_uvd_clock_after_set_eng_clock()
936 current_ps->levels[current_ps->num_levels - 1].sclk) in trinity_set_uvd_clock_after_set_eng_clock()
1161 if (ps->num_levels <= 1) in trinity_dpm_force_performance_level()
1168 ret = trinity_dpm_n_levels_disabled(rdev, ps->num_levels - 1); in trinity_dpm_force_performance_level()
1172 for (i = 0; i < ps->num_levels; i++) { in trinity_dpm_force_performance_level()
[all …]
H A Dr100_track.h44 unsigned num_levels; member
H A Dkv_dpm.c1544 if (table->entries[i].clk <= new_ps->levels[new_ps->num_levels - 1].sclk) in kv_set_valid_clock_range()
1551 (table->entries[pi->lowest_valid].clk - new_ps->levels[new_ps->num_levels - 1].sclk)) in kv_set_valid_clock_range()
1570 new_ps->levels[new_ps->num_levels - 1].sclk) in kv_set_valid_clock_range()
1579 new_ps->levels[new_ps->num_levels - 1].sclk)) in kv_set_valid_clock_range()
1984 for (i = 0; i < ps->num_levels; i++) { in kv_apply_state_adjust_rules()
1990 for (i = 0; i < ps->num_levels; i++) { in kv_apply_state_adjust_rules()
2002 for (i = 0; i < ps->num_levels; i++) { in kv_apply_state_adjust_rules()
2013 for (i = 0; i < ps->num_levels; i++) { in kv_apply_state_adjust_rules()
2375 ps->num_levels = 1; in kv_patch_boot_state()
2420 ps->num_levels = index + 1; in kv_parse_pplib_clock_info()
[all …]
H A Dtrinity_dpm.h48 u32 num_levels; member
H A Dkv_dpm.h83 u32 num_levels; member
H A Dsumo_dpm.h47 u32 num_levels; member
/linux/arch/arm64/kernel/
H A Dcacheinfo.c63 detect_cache_level(&this_cpu_ci->num_levels, &this_cpu_ci->num_leaves); in early_cache_level()
94 this_cpu_ci->num_levels = level; in init_cache_level()
106 for (idx = 0, level = 1; level <= this_cpu_ci->num_levels && in populate_cache_leaves()
/linux/arch/s390/kernel/
H A Dcache.c142 this_cpu_ci->num_levels = level; in init_cache_level()
156 for (idx = 0, level = 0; level < this_cpu_ci->num_levels && in populate_cache_leaves()
/linux/drivers/gpu/drm/amd/display/modules/power/
H A Dpower_abm.c693 unsigned int num_levels = 0; in initialize_backlight_caps() local
702 num_levels = core_power->bl_prop[inst].num_backlight_levels; in initialize_backlight_caps()
737 core_power->bl_prop[inst].backlight_lut[num_levels - 1] = in initialize_backlight_caps()
753 luminance = (luminance * num_levels) / 101; in initialize_backlight_caps()
781 if (index < num_levels - 1) { in initialize_backlight_caps()
785 core_power->bl_prop[inst].backlight_lut[num_levels - 1] - in initialize_backlight_caps()
787 unsigned int delta_luma = num_levels - index; in initialize_backlight_caps()
790 for (; index < num_levels - 1; index++) { in initialize_backlight_caps()
811 num_levels * num_levels; in initialize_backlight_caps()
812 unsigned int backlight_curve_coeff_b = num_levels; in initialize_backlight_caps()
[all …]
/linux/drivers/accel/amdxdna/
H A Daie2_solver.h95 u32 num_levels; /* available power levels */ member
H A Daie2_pci.c601 xrs_cfg.clk_list.num_levels = ndev->max_dpm_level + 1; in aie2_init()
602 for (i = 0; i < xrs_cfg.clk_list.num_levels; i++) in aie2_init()
/linux/fs/verity/
H A Dverify.c64 for (level = 0; level < params->num_levels; level++) { in fsverity_readahead()
218 for (level = 0; level < params->num_levels; level++) { in verify_data_block()
/linux/lib/
H A Ddecompress_unlzma.c203 rc_bit_tree_decode(struct rc *rc, uint16_t *p, int num_levels, int *symbol) in rc_bit_tree_decode() argument
205 int i = num_levels; in rc_bit_tree_decode()
210 *symbol -= 1 << num_levels; in rc_bit_tree_decode()
/linux/arch/mips/kernel/
H A Dcacheinfo.c53 this_cpu_ci->num_levels = levels; in init_cache_level()
/linux/arch/openrisc/kernel/
H A Dcacheinfo.c79 this_cpu_ci->num_levels = levels; in init_cache_level()
/linux/drivers/hwmon/
H A Daspeed-pwm-tacho.c820 u32 pwm_port, u8 num_levels) in aspeed_create_pwm_cooling() argument
830 cdev->cooling_levels = devm_kzalloc(dev, num_levels, GFP_KERNEL); in aspeed_create_pwm_cooling()
834 cdev->max_state = num_levels - 1; in aspeed_create_pwm_cooling()
837 num_levels); in aspeed_create_pwm_cooling()
H A Dnpcm750-pwm-fan.c841 u32 pwm_port, u8 num_levels) in npcm7xx_create_pwm_cooling() argument
850 cdev->cooling_levels = devm_kzalloc(dev, num_levels, GFP_KERNEL); in npcm7xx_create_pwm_cooling()
854 cdev->max_state = num_levels - 1; in npcm7xx_create_pwm_cooling()
857 num_levels); in npcm7xx_create_pwm_cooling()
/linux/drivers/gpu/drm/amd/pm/legacy-dpm/
H A Dkv_dpm.h109 u32 num_levels; member
/linux/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
H A Dvega12_hwmgr.c1862 clocks->num_levels = ucount; in vega12_get_sclks()
1895 clocks->num_levels = data->mclk_latency_table.count = ucount; in vega12_get_memclocks()
1923 clocks->num_levels = ucount; in vega12_get_dcefclocks()
1951 clocks->num_levels = ucount; in vega12_get_socclocks()
1987 clocks->num_levels = 0; in vega12_get_clock_by_type_with_voltage()
2277 for (i = 0; i < clocks.num_levels; i++) in vega12_emit_clock_levels()
2297 for (i = 0; i < clocks.num_levels; i++) in vega12_emit_clock_levels()
2319 for (i = 0; i < clocks.num_levels; i++) in vega12_emit_clock_levels()
2340 for (i = 0; i < clocks.num_levels; i++) in vega12_emit_clock_levels()
H A Dvega20_hwmgr.c2811 clocks->num_levels = count; in vega20_get_sclks()
2839 clocks->num_levels = data->mclk_latency_table.count = count; in vega20_get_memclocks()
2864 clocks->num_levels = count; in vega20_get_dcefclocks()
2886 clocks->num_levels = count; in vega20_get_socclocks()
2928 clocks->num_levels = 0; in vega20_get_clock_by_type_with_voltage()
3382 for (i = 0; i < clocks.num_levels; i++) in vega20_emit_clock_levels()
3404 for (i = 0; i < clocks.num_levels; i++) in vega20_emit_clock_levels()
3426 for (i = 0; i < clocks.num_levels; i++) in vega20_emit_clock_levels()
3464 for (i = 0; i < clocks.num_levels; i++) in vega20_emit_clock_levels()
/linux/drivers/net/ethernet/mellanox/mlx5/core/
H A Dfs_core.h250 unsigned int num_levels; member
/linux/sound/soc/qcom/qdsp6/
H A Dq6apm.c665 int num_levels) in q6apm_register_watermark_event() argument
667 return audioreach_shmem_register_event(graph, water_mark_level_bytes, num_levels); in q6apm_register_watermark_event()

12