| /linux/drivers/gpu/drm/amd/display/dc/dml2_0/ |
| H A D | display_mode_core.c | 2708 dml_uint_t num_active_planes = dml_get_num_active_planes(display_cfg); in PixelClockAdjustmentForProgressiveToInterlaceUnit()
2711 for (dml_uint_t k = 0; k < num_active_planes; ++k) { in PixelClockAdjustmentForProgressiveToInterlaceUnit()
6390 for (k = 0; k < mode_lib->ms.num_active_planes; ++k) { in dml_prefetch_check()
6406 mode_lib->ms.num_active_planes, in dml_prefetch_check()
6442 mode_lib->ms.num_active_planes, in dml_prefetch_check()
6452 for (k = 0; k <= mode_lib->ms.num_active_planes - 1; k++) { in dml_prefetch_check()
6461 for (k = 0; k <= mode_lib->ms.num_active_planes - 1; k++) { in dml_prefetch_check()
6527 for (k = 0; k <= mode_lib->ms.num_active_planes - 1; k++) { in dml_prefetch_check()
6558 mode_lib->ms.num_active_planes, in dml_prefetch_check()
6586 for (k = 0; k <= mode_lib->ms.num_active_planes in dml_prefetch_check()
2706 dml_uint_t num_active_planes = dml_get_num_active_planes(display_cfg); PixelClockAdjustmentForProgressiveToInterlaceUnit() local
[all...] |
| H A D | display_mode_util.c | 747 dml_uint_t num_active_planes = 0; in dml_get_num_active_planes()
751 num_active_planes = num_active_planes + 1; in dml_get_num_active_planes()
754 dml_print("DML::%s: num_active_planes = %d\n", __func__, num_active_planes); in dml_get_num_active_planes()
756 return num_active_planes;
744 dml_uint_t num_active_planes = 0; dml_get_num_active_planes() local
|
| H A D | display_mode_core_structs.h | 822 dml_uint_t num_active_planes; // <brief As determined by either e2e_pipe_param or display_cfg member
|
| /linux/drivers/gpu/drm/i915/display/ |
| H A D | intel_dbuf_bw.c | 156 int num_active_planes = 0; in intel_dbuf_bw_min_cdclk() local
168 num_active_planes += hweight8(dbuf_bw->active_planes[slice]); in intel_dbuf_bw_min_cdclk()
170 max_bw *= num_active_planes; in intel_dbuf_bw_min_cdclk()
|
| /linux/drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/ |
| H A D | dml2_core_dcn4_calcs.c | 432 //unsigned int num_active_planes = display_cfg->num_planes; in PixelClockAdjustmentForProgressiveToInterlaceUnit()
2672 unsigned int num_active_planes) in dml_get_return_bandwidth_available()
2674 for (unsigned int k = 0; k < num_active_planes; ++k) { in dml_get_return_bandwidth_available()
2848 unsigned int num_active_planes, in calculate_avg_bandwidth_required()
2870 for (k = 0; k < num_active_planes; ++k) { in calculate_avg_bandwidth_required()
6047 DML_LOG_VERBOSE("DML::%s: num_active_planes = %d\n", __func__, p->num_active_planes); in CheckGlobalPrefetchAdmissibility()
6056 for (i = 0; i < p->num_active_planes; i++) { in CheckGlobalPrefetchAdmissibility()
6111 for (i = 0; i < p->num_active_planes; i++) { in CheckGlobalPrefetchAdmissibility()
6112 k = find_max_impact_plane(i, p->num_active_planes, in CheckGlobalPrefetchAdmissibility()
2645 calculate_mall_bw_overhead_factor(double mall_prefetch_sdp_overhead_factor[],double mall_prefetch_dram_overhead_factor[],const struct dml2_display_cfg * display_cfg,unsigned int num_active_planes) calculate_mall_bw_overhead_factor() argument
2821 calculate_avg_bandwidth_required(double avg_bandwidth_required[dml2_core_internal_soc_state_max][dml2_core_internal_bw_max],const struct dml2_display_cfg * display_cfg,unsigned int num_active_planes,double ReadBandwidthLuma[],double ReadBandwidthChroma[],double cursor_bw[],double dcc_dram_bw_nom_overhead_factor_p0[],double dcc_dram_bw_nom_overhead_factor_p1[],double mall_prefetch_dram_overhead_factor[],double mall_prefetch_sdp_overhead_factor[]) calculate_avg_bandwidth_required() argument
7027 calculate_vactive_det_fill_latency(const struct dml2_display_cfg * display_cfg,unsigned int num_active_planes,unsigned int bytes_required_l[],unsigned int bytes_required_c[],double dcc_dram_bw_nom_overhead_factor_p0[],double dcc_dram_bw_nom_overhead_factor_p1[],double surface_read_bw_l[],double surface_read_bw_c[],double (* surface_avg_vactive_required_bw)[dml2_core_internal_bw_max][DML2_MAX_PLANES],double (* surface_peak_required_bw)[dml2_core_internal_bw_max][DML2_MAX_PLANES],double vactive_det_fill_delay_us[]) calculate_vactive_det_fill_latency() argument
7078 calculate_excess_vactive_bandwidth_required(const struct dml2_display_cfg * display_cfg,unsigned int num_active_planes,unsigned int bytes_required_l[],unsigned int bytes_required_c[],double excess_vactive_fill_bw_l[],double excess_vactive_fill_bw_c[]) calculate_excess_vactive_bandwidth_required() argument
[all...] |
| H A D | dml2_core_shared_types.h | 357 unsigned int num_active_planes; // <brief As determined by either e2e_pipe_param or display_cfg
1166 unsigned int num_active_planes; // <brief As determined by either e2e_pipe_param or display_cfg
2015 unsigned int num_active_planes;
2215 unsigned int num_active_planes;
2248 unsigned int num_active_planes;
356 unsigned int num_active_planes; // <brief As determined by either e2e_pipe_param or display_cfg global() member
1165 unsigned int num_active_planes; // <brief As determined by either e2e_pipe_param or display_cfg global() member
2012 unsigned int num_active_planes; global() member
2212 unsigned int num_active_planes; global() member
2245 unsigned int num_active_planes; global() member
|
| /linux/drivers/gpu/drm/vkms/ |
| H A D | vkms_drv.h | 190 int num_active_planes; member
|