Home
last modified time | relevance | path

Searched refs:mqd_gpu_addr (Results 1 – 14 of 14) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_mes.c252 &q->mqd_gpu_addr, in amdgpu_mes_queue_free_mqd()
546 &q->mqd_gpu_addr, &q->mqd_cpu_ptr); in amdgpu_mes_queue_alloc_mqd()
561 &q->mqd_gpu_addr, in amdgpu_mes_queue_alloc_mqd()
573 mqd_prop.mqd_gpu_addr = q->mqd_gpu_addr; in amdgpu_mes_queue_init_mqd()
677 queue_input.mqd_addr = queue->mqd_gpu_addr; in amdgpu_mes_add_hw_queue()
H A Dmes_v12_0.c1042 mqd->cp_mqd_base_addr_lo = ring->mqd_gpu_addr & 0xfffffffc; in mes_v12_0_mqd_init()
1043 mqd->cp_mqd_base_addr_hi = upper_32_bits(ring->mqd_gpu_addr); in mes_v12_0_mqd_init()
1322 &ring->mqd_gpu_addr, &ring->mqd_ptr); in mes_v12_0_mqd_sw_init()
1391 &adev->mes.ring[pipe].mqd_gpu_addr, in mes_v12_0_sw_fini()
1399 &adev->gfx.kiq[0].ring.mqd_gpu_addr, in mes_v12_0_sw_fini()
H A Damdgpu_gfx.c400 &ring->mqd_gpu_addr, in amdgpu_gfx_mqd_sw_init()
423 &ring->mqd_gpu_addr, &ring->mqd_ptr); in amdgpu_gfx_mqd_sw_init()
447 &ring->mqd_gpu_addr, &ring->mqd_ptr); in amdgpu_gfx_mqd_sw_init()
477 &ring->mqd_gpu_addr, in amdgpu_gfx_mqd_sw_fini()
487 &ring->mqd_gpu_addr, in amdgpu_gfx_mqd_sw_fini()
494 &ring->mqd_gpu_addr, in amdgpu_gfx_mqd_sw_fini()
H A Damdgpu_ring.c685 prop->mqd_gpu_addr = ring->mqd_gpu_addr; in amdgpu_ring_to_mqd_prop()
H A Dmes_v11_0.c1115 mqd->cp_mqd_base_addr_lo = ring->mqd_gpu_addr & 0xfffffffc; in mes_v11_0_mqd_init()
1116 mqd->cp_mqd_base_addr_hi = upper_32_bits(ring->mqd_gpu_addr); in mes_v11_0_mqd_init()
1369 &ring->mqd_gpu_addr, &ring->mqd_ptr); in mes_v11_0_mqd_sw_init()
1445 &adev->gfx.kiq[0].ring.mqd_gpu_addr, in mes_v11_0_sw_fini()
1449 &adev->mes.ring[0].mqd_gpu_addr, in mes_v11_0_sw_fini()
H A Damdgpu_mes.h186 uint64_t mqd_gpu_addr; member
H A Damdgpu_ring.h268 uint64_t mqd_gpu_addr; member
H A Dgfx_v7_0.c2816 uint64_t mqd_gpu_addr, in gfx_v7_0_mqd_init() argument
2840 mqd->cp_mqd_base_addr_lo = mqd_gpu_addr & 0xfffffffc; in gfx_v7_0_mqd_init()
2841 mqd->cp_mqd_base_addr_hi = upper_32_bits(mqd_gpu_addr); in gfx_v7_0_mqd_init()
2962 u64 mqd_gpu_addr; in gfx_v7_0_compute_queue_init() local
2968 &mqd_gpu_addr, (void **)&mqd); in gfx_v7_0_compute_queue_init()
2977 gfx_v7_0_mqd_init(adev, mqd, mqd_gpu_addr, ring); in gfx_v7_0_compute_queue_init()
H A Dgfx_v12_0.c2868 mqd->cp_mqd_base_addr = prop->mqd_gpu_addr & 0xfffffffc; in gfx_v12_0_gfx_mqd_init()
2869 mqd->cp_mqd_base_addr_hi = upper_32_bits(prop->mqd_gpu_addr); in gfx_v12_0_gfx_mqd_init()
3060 mqd->cp_mqd_base_addr_lo = prop->mqd_gpu_addr & 0xfffffffc; in gfx_v12_0_compute_mqd_init()
3061 mqd->cp_mqd_base_addr_hi = upper_32_bits(prop->mqd_gpu_addr); in gfx_v12_0_compute_mqd_init()
H A Dgfx_v8_0.c4421 mqd->dynamic_cu_mask_addr_lo = lower_32_bits(ring->mqd_gpu_addr in gfx_v8_0_mqd_init()
4423 mqd->dynamic_cu_mask_addr_hi = upper_32_bits(ring->mqd_gpu_addr in gfx_v8_0_mqd_init()
4445 mqd->cp_mqd_base_addr_lo = ring->mqd_gpu_addr & 0xfffffffc; in gfx_v8_0_mqd_init()
4446 mqd->cp_mqd_base_addr_hi = upper_32_bits(ring->mqd_gpu_addr); in gfx_v8_0_mqd_init()
H A Dgfx_v11_0.c3972 mqd->cp_mqd_base_addr = prop->mqd_gpu_addr & 0xfffffffc; in gfx_v11_0_gfx_mqd_init()
3973 mqd->cp_mqd_base_addr_hi = upper_32_bits(prop->mqd_gpu_addr); in gfx_v11_0_gfx_mqd_init()
4152 mqd->cp_mqd_base_addr_lo = prop->mqd_gpu_addr & 0xfffffffc; in gfx_v11_0_compute_mqd_init()
4153 mqd->cp_mqd_base_addr_hi = upper_32_bits(prop->mqd_gpu_addr); in gfx_v11_0_compute_mqd_init()
H A Dgfx_v9_0.c3529 lower_32_bits(ring->mqd_gpu_addr in gfx_v9_0_mqd_init()
3532 upper_32_bits(ring->mqd_gpu_addr in gfx_v9_0_mqd_init()
3573 mqd->cp_mqd_base_addr_lo = ring->mqd_gpu_addr & 0xfffffffc; in gfx_v9_0_mqd_init()
3574 mqd->cp_mqd_base_addr_hi = upper_32_bits(ring->mqd_gpu_addr); in gfx_v9_0_mqd_init()
H A Dgfx_v10_0.c6648 mqd->cp_mqd_base_addr = prop->mqd_gpu_addr & 0xfffffffc; in gfx_v10_0_gfx_mqd_init()
6649 mqd->cp_mqd_base_addr_hi = upper_32_bits(prop->mqd_gpu_addr); in gfx_v10_0_gfx_mqd_init()
6844 mqd->cp_mqd_base_addr_lo = prop->mqd_gpu_addr & 0xfffffffc; in gfx_v10_0_compute_mqd_init()
6845 mqd->cp_mqd_base_addr_hi = upper_32_bits(prop->mqd_gpu_addr); in gfx_v10_0_compute_mqd_init()
/linux/drivers/gpu/drm/radeon/
H A Dcik.c4514 u64 mqd_gpu_addr; in cik_cp_compute_resume() local
4581 &mqd_gpu_addr); in cik_cp_compute_resume()
4641 mqd->queue_state.cp_mqd_base_addr = mqd_gpu_addr & 0xfffffffc; in cik_cp_compute_resume()
4642 mqd->queue_state.cp_mqd_base_addr_hi = upper_32_bits(mqd_gpu_addr); in cik_cp_compute_resume()