Home
last modified time | relevance | path

Searched refs:mode_lib (Results 1 – 24 of 24) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/
H A Ddml2_core_dcn5_funcs_mode_programming.c17 struct dml2_core_internal_display_mode_lib *mode_lib = in_out_params->mode_lib; in dcn5_mode_programming() local
19 …struct dml2_core_calcs_mode_programming_locals *s = &mode_lib->scratch.dml_core_mode_programming_l… in dcn5_mode_programming()
20 …sMALLUseAndDRAMSpeedChangeSupport_params *CalculateWatermarks_params = &mode_lib->scratch.Calculat… in dcn5_mode_programming()
21 …struct dml2_core_calcs_CalculateVMRowAndSwath_params *CalculateVMRowAndSwath_params = &mode_lib->s… in dcn5_mode_programming()
22 …AndDETConfiguration_params *CalculateSwathAndDETConfiguration_params = &mode_lib->scratch.Calculat… in dcn5_mode_programming()
23 …CalculateStutterEfficiency_params *CalculateStutterEfficiency_params = &mode_lib->scratch.Calculat… in dcn5_mode_programming()
24 …s_CalculatePrefetchSchedule_params *CalculatePrefetchSchedule_params = &mode_lib->scratch.Calculat… in dcn5_mode_programming()
25 …lcs_calculate_mcache_setting_params *calculate_mcache_setting_params = &mode_lib->scratch.calculat… in dcn5_mode_programming()
26 …struct dml2_core_calcs_calculate_tdlut_setting_params *calculate_tdlut_setting_params = &mode_lib-… in dcn5_mode_programming()
27 …red_CalculateMetaAndPTETimes_params *CalculateMetaAndPTETimes_params = &mode_lib->scratch.Calculat… in dcn5_mode_programming()
[all …]
H A Ddml2_core_dcn6_calcs_dchub.c681 const struct dml2_core_internal_display_mode_lib *mode_lib, in dcn6_rq_dlg_get_dlg_reg() argument
691 l->plane_idx = mode_lib->mp.pipe_plane[pipe_idx]; in dcn6_rq_dlg_get_dlg_reg()
711 l->odm_mode = mode_lib->mp.ODMMode[l->plane_idx]; in dcn6_rq_dlg_get_dlg_reg()
743 l->num_active_pipes = mode_lib->mp.num_active_pipes; in dcn6_rq_dlg_get_dlg_reg()
754 if (mode_lib->mp.pipe_plane[i] == l->plane_idx) { in dcn6_rq_dlg_get_dlg_reg()
776 l->min_ttu_vblank = mode_lib->mp.MinTTUVBlank[mode_lib->mp.pipe_plane[pipe_idx]]; in dcn6_rq_dlg_get_dlg_reg()
777 …l->min_dst_y_next_start = (unsigned int)(mode_lib->mp.MIN_DST_Y_NEXT_START[mode_lib->mp.pipe_plane… in dcn6_rq_dlg_get_dlg_reg()
783 …l->vready_after_vcount0 = (unsigned int)(mode_lib->mp.VREADY_AT_OR_AFTER_VSYNC[mode_lib->mp.pipe_p… in dcn6_rq_dlg_get_dlg_reg()
788 …l->dst_x_after_scaler = (unsigned int)(mode_lib->mp.DSTXAfterScaler[mode_lib->mp.pipe_plane[pipe_i… in dcn6_rq_dlg_get_dlg_reg()
789 …l->dst_y_after_scaler = (unsigned int)(mode_lib->mp.DSTYAfterScaler[mode_lib->mp.pipe_plane[pipe_i… in dcn6_rq_dlg_get_dlg_reg()
[all …]
H A Ddml2_core_dcn5_calcs_dchub.c5340 …lay_cfg *display_cfg, const struct dml2_core_internal_display_mode_lib *mode_lib, const struct dml… in dcn5_rq_dlg_get_wm_regs() argument
5344 …wm_regs->fclk_pstate = (int unsigned)(mode_lib->mp.Watermark.FCLKChangeWatermark * refclk_freq_in_… in dcn5_rq_dlg_get_wm_regs()
5345 …wm_regs->sr_enter = (int unsigned)(mode_lib->mp.Watermark.StutterEnterPlusExitWatermark * refclk_f… in dcn5_rq_dlg_get_wm_regs()
5346 …wm_regs->sr_exit = (int unsigned)(mode_lib->mp.Watermark.StutterExitWatermark * refclk_freq_in_mhz… in dcn5_rq_dlg_get_wm_regs()
5347 …wm_regs->sr_enter_z8 = (int unsigned)(mode_lib->mp.Watermark.Z8StutterEnterPlusExitWatermark * ref… in dcn5_rq_dlg_get_wm_regs()
5348 …wm_regs->sr_exit_z8 = (int unsigned)(mode_lib->mp.Watermark.Z8StutterExitWatermark * refclk_freq_i… in dcn5_rq_dlg_get_wm_regs()
5349 …wm_regs->temp_read_or_ppt = (int unsigned)(mode_lib->mp.Watermark.temp_read_or_ppt_watermark_us * … in dcn5_rq_dlg_get_wm_regs()
5350 …wm_regs->uclk_pstate = (int unsigned)(mode_lib->mp.Watermark.DRAMClockChangeWatermark * refclk_fre… in dcn5_rq_dlg_get_wm_regs()
5351 wm_regs->urgent = (int unsigned)(mode_lib->mp.Watermark.UrgentWatermark * refclk_freq_in_mhz); in dcn5_rq_dlg_get_wm_regs()
5352 wm_regs->usr = (int unsigned)(mode_lib->mp.Watermark.USRRetrainingWatermark * refclk_freq_in_mhz); in dcn5_rq_dlg_get_wm_regs()
[all …]
H A Ddml2_core_shared_types.h2486 struct dml2_core_internal_display_mode_lib *mode_lib; member
2499 struct dml2_core_internal_display_mode_lib *mode_lib; member
/linux/drivers/gpu/drm/amd/display/dc/dml2_0/
H A Ddml_display_rq_dlg_calc.c40 struct display_mode_lib_st *mode_lib, in dml_rq_dlg_get_rq_reg() argument
43 dml_uint_t plane_idx = dml_get_plane_idx(mode_lib, pipe_idx); in dml_rq_dlg_get_rq_reg()
44 …enum dml_source_format_class source_format = mode_lib->ms.cache_display_cfg.surface.SourcePixelFor… in dml_rq_dlg_get_rq_reg()
45 …enum dml_swizzle_mode sw_mode = mode_lib->ms.cache_display_cfg.surface.SurfaceTiling[plane_idx… in dml_rq_dlg_get_rq_reg()
75 pixel_chunk_bytes = (dml_uint_t)(dml_get_pixel_chunk_size_in_kbyte(mode_lib) * 1024); in dml_rq_dlg_get_rq_reg()
76 min_pixel_chunk_bytes = (dml_uint_t)(dml_get_min_pixel_chunk_size_in_byte(mode_lib)); in dml_rq_dlg_get_rq_reg()
81 meta_chunk_bytes = (dml_uint_t)(dml_get_meta_chunk_size_in_kbyte(mode_lib) * 1024); in dml_rq_dlg_get_rq_reg()
82 min_meta_chunk_bytes = (dml_uint_t)(dml_get_min_meta_chunk_size_in_byte(mode_lib)); in dml_rq_dlg_get_rq_reg()
84 dpte_group_bytes = (dml_uint_t)(dml_get_dpte_group_size_in_bytes(mode_lib, pipe_idx)); in dml_rq_dlg_get_rq_reg()
85 mpte_group_bytes = (dml_uint_t)(dml_get_vm_group_size_in_bytes(mode_lib, pipe_idx)); in dml_rq_dlg_get_rq_reg()
[all …]
H A Ddml2_wrapper_fpu.c104 s->mode_support_params.mode_lib = &dml2->v20.dml_core_ctx; in pack_and_call_dml_mode_support_ex()
H A Ddisplay_mode_core_structs.h1917 struct display_mode_lib_st *mode_lib; member
/linux/drivers/gpu/drm/amd/display/dc/dml/
H A Ddisplay_mode_lib.h52 struct display_mode_lib *mode_lib,
64 struct display_mode_lib *mode_lib,
70 struct display_mode_lib *mode_lib,
77 struct display_mode_lib *mode_lib,
81 void (*recalculate)(struct display_mode_lib *mode_lib);
82 void (*validate)(struct display_mode_lib *mode_lib);
104 struct display_mode_lib *mode_lib,
108 void dml_log_mode_support_params(struct display_mode_lib *mode_lib);
H A Ddml1_display_rq_dlg_calc.h34 struct display_mode_lib *mode_lib,
46 struct display_mode_lib *mode_lib,
55 struct display_mode_lib *mode_lib,
H A Ddml_logger.h31 mode_lib->logger
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn21/
H A Ddisplay_mode_vba_21.h29 void dml21_recalculate(struct display_mode_lib *mode_lib);
30 void dml21_ModeSupportAndSystemConfigurationFull(struct display_mode_lib *mode_lib);
H A Ddisplay_rq_dlg_calc_21.h45 struct display_mode_lib *mode_lib,
61 struct display_mode_lib *mode_lib,
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn20/
H A Ddisplay_mode_vba_20v2.h29 void dml20v2_recalculate(struct display_mode_lib *mode_lib);
30 void dml20v2_ModeSupportAndSystemConfigurationFull(struct display_mode_lib *mode_lib);
H A Ddisplay_mode_vba_20.h29 void dml20_recalculate(struct display_mode_lib *mode_lib);
30 void dml20_ModeSupportAndSystemConfigurationFull(struct display_mode_lib *mode_lib);
H A Ddisplay_rq_dlg_calc_20.h44 struct display_mode_lib *mode_lib,
61 struct display_mode_lib *mode_lib,
H A Ddisplay_rq_dlg_calc_20v2.h44 struct display_mode_lib *mode_lib,
61 struct display_mode_lib *mode_lib,
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn31/
H A Ddisplay_mode_vba_31.h29 void dml31_recalculate(struct display_mode_lib *mode_lib);
30 void dml31_ModeSupportAndSystemConfigurationFull(struct display_mode_lib *mode_lib);
H A Ddisplay_rq_dlg_calc_31.h42 void dml31_rq_dlg_get_rq_reg(struct display_mode_lib *mode_lib,
57 void dml31_rq_dlg_get_dlg_reg(struct display_mode_lib *mode_lib,
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn314/
H A Ddisplay_mode_vba_314.h30 void dml314_recalculate(struct display_mode_lib *mode_lib);
31 void dml314_ModeSupportAndSystemConfigurationFull(struct display_mode_lib *mode_lib);
H A Ddisplay_rq_dlg_calc_314.h43 void dml314_rq_dlg_get_rq_reg(struct display_mode_lib *mode_lib,
58 void dml314_rq_dlg_get_dlg_reg(struct display_mode_lib *mode_lib,
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn32/
H A Ddisplay_mode_vba_32.h61 void dml32_ModeSupportAndSystemConfigurationFull(struct display_mode_lib *mode_lib);
62 void dml32_recalculate(struct display_mode_lib *mode_lib);
H A Ddisplay_rq_dlg_calc_32.h45 struct display_mode_lib *mode_lib,
63 void dml32_rq_dlg_get_dlg_reg(struct display_mode_lib *mode_lib,
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn30/
H A Ddisplay_rq_dlg_calc_30.h42 void dml30_rq_dlg_get_rq_reg(struct display_mode_lib *mode_lib,
57 void dml30_rq_dlg_get_dlg_reg(struct display_mode_lib *mode_lib,
H A Ddisplay_mode_vba_30.h29 void dml30_recalculate(struct display_mode_lib *mode_lib);
30 void dml30_ModeSupportAndSystemConfigurationFull(struct display_mode_lib *mode_lib);