Home
last modified time | relevance | path

Searched refs:mm_parents (Results 1 – 7 of 7) sorted by relevance

/linux/drivers/clk/mediatek/
H A Dclk-mt6795-topckgen.c178 static const char * const mm_parents[] = { variable
458 TOP_MUX_GATE(CLK_TOP_MM_SEL, "mm_sel", mm_parents, 0x40, 24, 3, 31, 0),
H A Dclk-mt8173-topckgen.c54 static const char * const mm_parents[] = { variable
537 MUX_GATE(CLK_TOP_MM_SEL, "mm_sel", mm_parents, 0x0040, 24, 4, 31),
H A Dclk-mt8183.c114 static const char * const mm_parents[] = { variable
462 mm_parents, 0x40, 0x44, 0x48, 8, 3, 15, 0x004, 1),
H A Dclk-mt8365.c107 static const char * const mm_parents[] = { variable
414 MUX_GATE_CLR_SET_UPD(CLK_TOP_MM_SEL, "mm_sel", mm_parents, 0x040, 0x044,
H A Dclk-mt2712.c142 static const char * const mm_parents[] = { variable
647 MUX_GATE(CLK_TOP_MM_SEL, "mm_sel", mm_parents, 0x040, 24, 3, 31),
H A Dclk-mt2701.c163 static const char * const mm_parents[] = { variable
492 MUX_GATE(CLK_TOP_MM_SEL, "mm_sel", mm_parents,
H A Dclk-mt6765.c176 static const char * const mm_parents[] = { variable
375 MUX_GATE_CLR_SET_UPD(CLK_TOP_MM_SEL, "mm_sel", mm_parents, CLK_CFG_0,