Home
last modified time | relevance | path

Searched refs:mmVCE_VCPU_CNTL (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/vce/
H A Dvce_2_0_d.h28 #define mmVCE_VCPU_CNTL 0x8005 macro
H A Dvce_3_0_d.h28 #define mmVCE_VCPU_CNTL 0x8005 macro
H A Dvce_4_0_offset.h30 #define mmVCE_VCPU_CNTL … macro
/linux/drivers/gpu/drm/amd/amdgpu/
H A Dvce_v3_0.c306 WREG32_P(mmVCE_VCPU_CNTL, 1, ~0x200001); in vce_v3_0_start()
343 WREG32_P(mmVCE_VCPU_CNTL, 0, ~0x200001); in vce_v3_0_stop()
568 WREG32_OR(mmVCE_VCPU_CNTL, 0x00100000); in vce_v3_0_mc_resume()
H A Dvce_v1_0.c412 WREG32_P(mmVCE_VCPU_CNTL, VCE_VCPU_CNTL__CLK_EN_MASK, in vce_v1_0_start()
467 WREG32_P(mmVCE_VCPU_CNTL, 0, ~VCE_VCPU_CNTL__CLK_EN_MASK); in vce_v1_0_stop()
H A Dvce_v2_0.c311 WREG32_P(mmVCE_VCPU_CNTL, 0, ~0x80001); in vce_v2_0_stop()