Home
last modified time | relevance | path

Searched refs:mmVCE_VCPU_CACHE_OFFSET0 (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/vce/
H A Dvce_1_0_d.h56 #define mmVCE_VCPU_CACHE_OFFSET0 0x8009 macro
H A Dvce_2_0_d.h29 #define mmVCE_VCPU_CACHE_OFFSET0 0x8009 macro
H A Dvce_3_0_d.h29 #define mmVCE_VCPU_CACHE_OFFSET0 0x8009 macro
H A Dvce_4_0_offset.h32 #define mmVCE_VCPU_CACHE_OFFSET0 … macro
/linux/drivers/gpu/drm/amd/amdgpu/
H A Dvce_v4_0.c259 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(VCE, 0, mmVCE_VCPU_CACHE_OFFSET0), 0); in vce_v4_0_sriov_start()
267 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(VCE, 0, mmVCE_VCPU_CACHE_OFFSET0), in vce_v4_0_sriov_start()
655 WREG32(SOC15_REG_OFFSET(VCE, 0, mmVCE_VCPU_CACHE_OFFSET0), 0); in vce_v4_0_mc_resume()
661 WREG32(SOC15_REG_OFFSET(VCE, 0, mmVCE_VCPU_CACHE_OFFSET0), offset & ~0x0f000000); in vce_v4_0_mc_resume()
H A Dvce_v3_0.c573 WREG32(mmVCE_VCPU_CACHE_OFFSET0, offset & 0x7fffffff); in vce_v3_0_mc_resume()