Home
last modified time | relevance | path

Searched refs:mmUVD_RB_SIZE (Results 1 – 8 of 8) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_6_0_d.h46 #define mmUVD_RB_SIZE 0x3c28 macro
H A Duvd_7_0_offset.h98 #define mmUVD_RB_SIZE … macro
/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_offset.h220 #define mmUVD_RB_SIZE … macro
H A Dvcn_2_5_offset.h555 #define mmUVD_RB_SIZE … macro
H A Dvcn_2_0_0_offset.h932 #define mmUVD_RB_SIZE … macro
H A Dvcn_3_0_0_offset.h885 #define mmUVD_RB_SIZE … macro
/linux/drivers/gpu/drm/amd/amdgpu/
H A Dvcn_v2_0.c81 SOC15_REG_ENTRY_STR(VCN, 0, mmUVD_RB_SIZE),
1160 WREG32_SOC15(UVD, 0, mmUVD_RB_SIZE, ring->ring_size / 4); in vcn_v2_0_start()
1331 WREG32_SOC15(UVD, 0, mmUVD_RB_SIZE, ring->ring_size / 4); in vcn_v2_0_pause_dpg_mode()
2062 SOC15_REG_OFFSET(UVD, 0, mmUVD_RB_SIZE), in vcn_v2_0_start_sriov()
H A Dvcn_v3_0.c88 SOC15_REG_ENTRY_STR(VCN, 0, mmUVD_RB_SIZE),
1364 WREG32_SOC15(VCN, i, mmUVD_RB_SIZE, ring->ring_size / 4); in vcn_v3_0_start()
1505 mmUVD_RB_SIZE), in vcn_v3_0_start_sriov()
1758 WREG32_SOC15(VCN, inst_idx, mmUVD_RB_SIZE, ring->ring_size / 4); in vcn_v3_0_pause_dpg_mode()