Home
last modified time | relevance | path

Searched refs:mmUVD_RB_RPTR4 (Results 1 – 8 of 8) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_offset.h418 #define mmUVD_RB_RPTR4 macro
H A Dvcn_2_5_offset.h587 #define mmUVD_RB_RPTR4 macro
H A Dvcn_2_0_0_offset.h768 #define mmUVD_RB_RPTR4 macro
H A Dvcn_3_0_0_offset.h917 #define mmUVD_RB_RPTR4 macro
/linux/drivers/gpu/drm/amd/amdgpu/
H A Dvcn_v1_0.c70 SOC15_REG_ENTRY_STR(VCN, 0, mmUVD_RB_RPTR4),
H A Dvcn_v2_0.c78 SOC15_REG_ENTRY_STR(VCN, 0, mmUVD_RB_RPTR4),
H A Dvcn_v2_5.c81 SOC15_REG_ENTRY_STR(VCN, 0, mmUVD_RB_RPTR4),
H A Dvcn_v3_0.c85 SOC15_REG_ENTRY_STR(VCN, 0, mmUVD_RB_RPTR4),