Home
last modified time | relevance | path

Searched refs:mmTPC0_CFG_WR_RATE_LIMIT (Results 1 – 2 of 2) sorted by relevance

/linux/drivers/accel/habanalabs/include/gaudi/asic_reg/
H A Dtpc0_cfg_regs.h598 #define mmTPC0_CFG_WR_RATE_LIMIT 0xE06950 macro
/linux/drivers/accel/habanalabs/gaudi/
H A Dgaudi_security.c9589 mask |= 1U << ((mmTPC0_CFG_WR_RATE_LIMIT & 0x7F) >> 2); in gaudi_init_tpc_protection_bits()