Home
last modified time | relevance | path

Searched refs:mmSQC_DCACHE_UTCL1_STATUS (Results 1 – 4 of 4) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h663 #define mmSQC_DCACHE_UTCL1_STATUS … macro
H A Dgc_9_1_offset.h657 #define mmSQC_DCACHE_UTCL1_STATUS … macro
H A Dgc_9_2_1_offset.h635 #define mmSQC_DCACHE_UTCL1_STATUS … macro
/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v9_0.c203 SOC15_REG_ENTRY_STR(GC, 0, mmSQC_DCACHE_UTCL1_STATUS),