Searched refs:mmSPI_WCL_PIPE_PERCENT_GFX (Results 1 – 11 of 11) sorted by relevance
1410 #define mmSPI_WCL_PIPE_PERCENT_GFX 0x31c7 macro
1427 #define mmSPI_WCL_PIPE_PERCENT_GFX 0x31c7 macro
1574 #define mmSPI_WCL_PIPE_PERCENT_GFX 0x31c7 macro
1606 #define mmSPI_WCL_PIPE_PERCENT_GFX 0x31c7 macro
2695 #define mmSPI_WCL_PIPE_PERCENT_GFX … macro
2939 #define mmSPI_WCL_PIPE_PERCENT_GFX … macro
2881 #define mmSPI_WCL_PIPE_PERCENT_GFX … macro
5179 #define mmSPI_WCL_PIPE_PERCENT_GFX … macro
4844 #define mmSPI_WCL_PIPE_PERCENT_GFX … macro
6874 amdgpu_ring_emit_wreg(ring, mmSPI_WCL_PIPE_PERCENT_GFX, val); in gfx_v8_0_emit_wave_limit()
7153 SOC15_REG_OFFSET(GC, 0, mmSPI_WCL_PIPE_PERCENT_GFX), in gfx_v9_0_emit_wave_limit()