Home
last modified time | relevance | path

Searched refs:mmSH_MEM_CONFIG (Results 1 – 18 of 18) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_amdkfd_gfx_v7.c85 WREG32(mmSH_MEM_CONFIG, sh_mem_config); in kgd_program_sh_mem_settings()
H A Damdgpu_amdkfd_gfx_v8.c79 WREG32(mmSH_MEM_CONFIG, sh_mem_config); in kgd_program_sh_mem_settings()
H A Damdgpu_amdkfd_gfx_v10_3.c88 WREG32_SOC15(GC, 0, mmSH_MEM_CONFIG, sh_mem_config); in program_sh_mem_settings_v10_3()
H A Damdgpu_amdkfd_gfx_v10.c88 WREG32_SOC15(GC, 0, mmSH_MEM_CONFIG, sh_mem_config); in kgd_program_sh_mem_settings()
H A Damdgpu_amdkfd_gfx_v9.c94 WREG32_SOC15_RLC(GC, GET_INST(GC, inst), mmSH_MEM_CONFIG, sh_mem_config); in kgd_gfx_v9_program_sh_mem_settings()
H A Dgfx_v9_0.c657 SOC15_REG_GOLDEN_VALUE(GC, 0, mmSH_MEM_CONFIG, 0x00001000, 0x00001000),
802 SOC15_REG_GOLDEN_VALUE(GC, 0, mmSH_MEM_CONFIG, 0x00001000, 0x00001000),
2575 WREG32_SOC15_RLC(GC, 0, mmSH_MEM_CONFIG, sh_mem_config); in gfx_v9_0_init_compute_vmid()
2650 WREG32_SOC15_RLC(GC, 0, mmSH_MEM_CONFIG, tmp); in gfx_v9_0_constants_init()
2657 WREG32_SOC15_RLC(GC, 0, mmSH_MEM_CONFIG, tmp); in gfx_v9_0_constants_init()
H A Dgfx_v7_0.c1833 WREG32(mmSH_MEM_CONFIG, sh_mem_config); in gfx_v7_0_init_compute_vmid()
1938 WREG32(mmSH_MEM_CONFIG, sh_mem_cfg); in gfx_v7_0_constants_init()
H A Dgfx_v8_0.c3679 WREG32(mmSH_MEM_CONFIG, sh_mem_config); in gfx_v8_0_init_compute_vmid()
3762 WREG32(mmSH_MEM_CONFIG, tmp); in gfx_v8_0_constants_init()
3769 WREG32(mmSH_MEM_CONFIG, tmp); in gfx_v8_0_constants_init()
H A Dgfx_v10_0.c5083 WREG32_SOC15(GC, 0, mmSH_MEM_CONFIG, DEFAULT_SH_MEM_CONFIG); in gfx_v10_0_init_compute_vmid()
5228 WREG32_SOC15(GC, 0, mmSH_MEM_CONFIG, DEFAULT_SH_MEM_CONFIG); in gfx_v10_0_constants_init()
/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_7_0_d.h1945 #define mmSH_MEM_CONFIG 0x230d macro
H A Dgfx_7_2_d.h1966 #define mmSH_MEM_CONFIG 0x230d macro
H A Dgfx_8_1_d.h2133 #define mmSH_MEM_CONFIG 0x230d macro
H A Dgfx_8_0_d.h2165 #define mmSH_MEM_CONFIG 0x230d macro
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h413 #define mmSH_MEM_CONFIG macro
H A Dgc_9_1_offset.h407 #define mmSH_MEM_CONFIG macro
H A Dgc_9_2_1_offset.h403 #define mmSH_MEM_CONFIG macro
H A Dgc_10_1_0_offset.h2451 #define mmSH_MEM_CONFIG macro
H A Dgc_10_3_0_offset.h2540 #define mmSH_MEM_CONFIG macro