Home
last modified time | relevance | path

Searched refs:mmSDMA0_STATUS_REG (Results 1 – 10 of 10) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/sdma0/
H A Dsdma0_4_1_offset.h86 #define mmSDMA0_STATUS_REG … macro
H A Dsdma0_4_0_offset.h88 #define mmSDMA0_STATUS_REG 0x0025 macro
H A Dsdma0_4_2_2_offset.h88 #define mmSDMA0_STATUS_REG … macro
H A Dsdma0_4_2_offset.h88 #define mmSDMA0_STATUS_REG … macro
/linux/drivers/gpu/drm/amd/include/asic_reg/oss/
H A Doss_2_4_d.h169 #define mmSDMA0_STATUS_REG 0x340d macro
H A Doss_3_0_1_d.h166 #define mmSDMA0_STATUS_REG 0x340d macro
H A Doss_2_0_d.h232 #define mmSDMA0_STATUS_REG 0x340d macro
H A Doss_3_0_d.h303 #define mmSDMA0_STATUS_REG 0x340d macro
/linux/drivers/gpu/drm/amd/amdgpu/
H A Dsdma_v4_0.c76 SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_STATUS_REG),
2031 u32 tmp = RREG32_SDMA(i, mmSDMA0_STATUS_REG); in sdma_v4_0_is_idle()
2048 sdma[j] = RREG32_SDMA(j, mmSDMA0_STATUS_REG); in sdma_v4_0_wait_for_idle()
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_10_1_0_offset.h63 #define mmSDMA0_STATUS_REG … macro