Home
last modified time | relevance | path

Searched refs:mmSDMA0_RLC0_IB_BASE_HI (Results 1 – 13 of 13) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/sdma0/
H A Dsdma0_4_1_offset.h318 #define mmSDMA0_RLC0_IB_BASE_HI macro
H A Dsdma0_4_0_offset.h406 #define mmSDMA0_RLC0_IB_BASE_HI 0x014e macro
H A Dsdma0_4_2_2_offset.h406 #define mmSDMA0_RLC0_IB_BASE_HI macro
H A Dsdma0_4_2_offset.h402 #define mmSDMA0_RLC0_IB_BASE_HI macro
/linux/drivers/gpu/drm/amd/include/asic_reg/oss/
H A Doss_2_4_d.h228 #define mmSDMA0_RLC0_IB_BASE_HI 0x350e macro
H A Doss_3_0_1_d.h267 #define mmSDMA0_RLC0_IB_BASE_HI 0x350e macro
H A Doss_2_0_d.h282 #define mmSDMA0_RLC0_IB_BASE_HI 0x350e macro
H A Doss_3_0_d.h389 #define mmSDMA0_RLC0_IB_BASE_HI 0x350e macro
/linux/drivers/gpu/drm/amd/amdgpu/
H A Dsdma_v5_2.c105 SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_RLC0_IB_BASE_HI),
H A Dsdma_v5_0.c104 SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_RLC0_IB_BASE_HI),
H A Dsdma_v4_0.c117 SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_RLC0_IB_BASE_HI),
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_10_1_0_offset.h398 #define mmSDMA0_RLC0_IB_BASE_HI macro
H A Dgc_10_3_0_offset.h396 #define mmSDMA0_RLC0_IB_BASE_HI macro