Home
last modified time | relevance | path

Searched refs:mmSDMA0_GFX_IB_CNTL (Results 1 – 11 of 11) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Dmxgpu_vi.c108 mmSDMA0_GFX_IB_CNTL, 0x800f0111, 0x00000100,
247 mmSDMA0_GFX_IB_CNTL, 0x800f0111, 0x00000100,
H A Dsdma_v4_0.c97 SOC15_REG_ENTRY_STR(GC, 0, mmSDMA0_GFX_IB_CNTL),
138 SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_GFX_IB_CNTL, 0x800f0100, 0x00000100),
186 SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_GFX_IB_CNTL, 0x800f0111, 0x00000100),
930 ib_cntl = RREG32_SDMA(i, mmSDMA0_GFX_IB_CNTL); in sdma_v4_0_gfx_enable()
932 WREG32_SDMA(i, mmSDMA0_GFX_IB_CNTL, ib_cntl); in sdma_v4_0_gfx_enable()
1155 ib_cntl = RREG32_SDMA(i, mmSDMA0_GFX_IB_CNTL); in sdma_v4_0_gfx_resume()
1161 WREG32_SDMA(i, mmSDMA0_GFX_IB_CNTL, ib_cntl); in sdma_v4_0_gfx_resume()
/linux/drivers/gpu/drm/amd/include/asic_reg/sdma0/
H A Dsdma0_4_1_offset.h224 #define mmSDMA0_GFX_IB_CNTL … macro
H A Dsdma0_4_0_offset.h228 #define mmSDMA0_GFX_IB_CNTL 0x008a macro
H A Dsdma0_4_2_2_offset.h228 #define mmSDMA0_GFX_IB_CNTL … macro
H A Dsdma0_4_2_offset.h224 #define mmSDMA0_GFX_IB_CNTL … macro
/linux/drivers/gpu/drm/amd/include/asic_reg/oss/
H A Doss_2_4_d.h197 #define mmSDMA0_GFX_IB_CNTL 0x348a macro
H A Doss_3_0_1_d.h224 #define mmSDMA0_GFX_IB_CNTL 0x348a macro
H A Doss_2_0_d.h256 #define mmSDMA0_GFX_IB_CNTL 0x348a macro
H A Doss_3_0_d.h349 #define mmSDMA0_GFX_IB_CNTL 0x348a macro
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_10_1_0_offset.h222 #define mmSDMA0_GFX_IB_CNTL … macro