Searched refs:mmSDMA0_CLK_CTRL (Results 1 – 11 of 11) sorted by relevance
| /linux/drivers/gpu/drm/amd/include/asic_reg/sdma0/ |
| H A D | sdma0_4_1_offset.h | 66 #define mmSDMA0_CLK_CTRL … macro
|
| H A D | sdma0_4_0_offset.h | 68 #define mmSDMA0_CLK_CTRL 0x001b macro
|
| H A D | sdma0_4_2_2_offset.h | 68 #define mmSDMA0_CLK_CTRL … macro
|
| H A D | sdma0_4_2_offset.h | 68 #define mmSDMA0_CLK_CTRL … macro
|
| /linux/drivers/gpu/drm/amd/include/asic_reg/oss/ |
| H A D | oss_2_4_d.h | 160 #define mmSDMA0_CLK_CTRL 0x3403 macro
|
| H A D | oss_3_0_1_d.h | 157 #define mmSDMA0_CLK_CTRL 0x3403 macro
|
| H A D | oss_2_0_d.h | 222 #define mmSDMA0_CLK_CTRL 0x3403 macro
|
| H A D | oss_3_0_d.h | 294 #define mmSDMA0_CLK_CTRL 0x3403 macro
|
| /linux/drivers/gpu/drm/amd/amdgpu/ |
| H A D | sdma_v5_0.c | 1766 def = data = RREG32(sdma_v5_0_get_reg_offset(adev, i, mmSDMA0_CLK_CTRL)); in sdma_v5_0_update_medium_grain_clock_gating() 1776 WREG32(sdma_v5_0_get_reg_offset(adev, i, mmSDMA0_CLK_CTRL), data); in sdma_v5_0_update_medium_grain_clock_gating() 1779 def = data = RREG32(sdma_v5_0_get_reg_offset(adev, i, mmSDMA0_CLK_CTRL)); in sdma_v5_0_update_medium_grain_clock_gating() 1789 WREG32(sdma_v5_0_get_reg_offset(adev, i, mmSDMA0_CLK_CTRL), data); in sdma_v5_0_update_medium_grain_clock_gating() 1858 data = RREG32(sdma_v5_0_get_reg_offset(adev, 0, mmSDMA0_CLK_CTRL)); in sdma_v5_0_get_clockgating_state()
|
| H A D | sdma_v5_2.c | 1735 def = data = RREG32(sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_CLK_CTRL)); in sdma_v5_2_update_medium_grain_clock_gating() 1743 WREG32(sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_CLK_CTRL), data); in sdma_v5_2_update_medium_grain_clock_gating() 1746 def = data = RREG32(sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_CLK_CTRL)); in sdma_v5_2_update_medium_grain_clock_gating() 1754 WREG32(sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_CLK_CTRL), data); in sdma_v5_2_update_medium_grain_clock_gating() 1833 data = RREG32(sdma_v5_2_get_reg_offset(adev, 0, mmSDMA0_CLK_CTRL)); in sdma_v5_2_get_clockgating_state()
|
| /linux/drivers/gpu/drm/amd/include/asic_reg/gc/ |
| H A D | gc_10_1_0_offset.h | 43 #define mmSDMA0_CLK_CTRL … macro
|