Home
last modified time | relevance | path

Searched refs:mmRLC_PG_DELAY_3 (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_8_1_d.h1443 #define mmRLC_PG_DELAY_3 0xec78 macro
H A Dgfx_8_0_d.h1447 #define mmRLC_PG_DELAY_3 0xec78 macro
/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v9_0.c2919 data = RREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_PG_DELAY_3)); in gfx_v9_0_init_gfx_power_gating()
2922 WREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_PG_DELAY_3), data); in gfx_v9_0_init_gfx_power_gating()
H A Dgfx_v10_0.c8276 WREG32_SOC15(GC, 0, mmRLC_PG_DELAY_3, data); in gfx_v10_cntl_power_gating()
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h6125 #define mmRLC_PG_DELAY_3 … macro
H A Dgc_9_1_offset.h6347 #define mmRLC_PG_DELAY_3 … macro
H A Dgc_9_2_1_offset.h6325 #define mmRLC_PG_DELAY_3 … macro
H A Dgc_10_1_0_offset.h9471 #define mmRLC_PG_DELAY_3 … macro
H A Dgc_10_3_0_offset.h9293 #define mmRLC_PG_DELAY_3 … macro