Home
last modified time | relevance | path

Searched refs:mmRLC_MEM_SLP_CNTL (Results 1 – 11 of 11) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_7_0_d.h1247 #define mmRLC_MEM_SLP_CNTL 0x30c6 macro
H A Dgfx_7_2_d.h1260 #define mmRLC_MEM_SLP_CNTL 0x30c6 macro
H A Dgfx_8_1_d.h1351 #define mmRLC_MEM_SLP_CNTL 0xec06 macro
H A Dgfx_8_0_d.h1349 #define mmRLC_MEM_SLP_CNTL 0xec06 macro
/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v9_0.c5038 def = data = RREG32_SOC15(GC, 0, mmRLC_MEM_SLP_CNTL); in gfx_v9_0_update_medium_grain_clock_gating()
5041 WREG32_SOC15(GC, 0, mmRLC_MEM_SLP_CNTL, data); in gfx_v9_0_update_medium_grain_clock_gating()
5067 data = RREG32_SOC15(GC, 0, mmRLC_MEM_SLP_CNTL); in gfx_v9_0_update_medium_grain_clock_gating()
5070 WREG32_SOC15(GC, 0, mmRLC_MEM_SLP_CNTL, data); in gfx_v9_0_update_medium_grain_clock_gating()
5377 data = RREG32_KIQ(SOC15_REG_OFFSET(GC, 0, mmRLC_MEM_SLP_CNTL)); in gfx_v9_0_get_clockgating_state()
H A Dgfx_v8_0.c709 mmRLC_MEM_SLP_CNTL, 0xffffffff, 0x00020201,
5378 data = RREG32(mmRLC_MEM_SLP_CNTL); in gfx_v8_0_get_clockgating_state()
5596 data = RREG32(mmRLC_MEM_SLP_CNTL); in gfx_v8_0_update_medium_grain_clock_gating()
5599 WREG32(mmRLC_MEM_SLP_CNTL, data); in gfx_v8_0_update_medium_grain_clock_gating()
H A Dgfx_v10_0.c7974 def = data = RREG32_SOC15(GC, 0, mmRLC_MEM_SLP_CNTL); in gfx_v10_0_update_medium_grain_clock_gating()
7977 WREG32_SOC15(GC, 0, mmRLC_MEM_SLP_CNTL, data); in gfx_v10_0_update_medium_grain_clock_gating()
8007 data = RREG32_SOC15(GC, 0, mmRLC_MEM_SLP_CNTL); in gfx_v10_0_update_medium_grain_clock_gating()
8010 WREG32_SOC15(GC, 0, mmRLC_MEM_SLP_CNTL, data); in gfx_v10_0_update_medium_grain_clock_gating()
8540 data = RREG32_KIQ(SOC15_REG_OFFSET(GC, 0, mmRLC_MEM_SLP_CNTL)); in gfx_v10_0_get_clockgating_state()
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h5969 #define mmRLC_MEM_SLP_CNTL … macro
H A Dgc_9_1_offset.h6191 #define mmRLC_MEM_SLP_CNTL … macro
H A Dgc_9_2_1_offset.h6155 #define mmRLC_MEM_SLP_CNTL … macro
H A Dgc_10_1_0_offset.h9301 #define mmRLC_MEM_SLP_CNTL … macro