Home
last modified time | relevance | path

Searched refs:mmRLC_LB_CNTL (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_7_0_d.h1256 #define mmRLC_LB_CNTL 0x30d9 macro
H A Dgfx_7_2_d.h1269 #define mmRLC_LB_CNTL 0x30d9 macro
H A Dgfx_8_1_d.h1366 #define mmRLC_LB_CNTL 0xec19 macro
H A Dgfx_8_0_d.h1363 #define mmRLC_LB_CNTL 0xec19 macro
/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v9_0.c1753 WREG32_SOC15(GC, 0, mmRLC_LB_CNTL, data); in gfx_v9_0_init_lbpw()
1802 WREG32_SOC15(GC, 0, mmRLC_LB_CNTL, data); in gfx_v9_4_init_lbpw()
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h6003 #define mmRLC_LB_CNTL … macro
H A Dgc_9_1_offset.h6225 #define mmRLC_LB_CNTL … macro
H A Dgc_9_2_1_offset.h6189 #define mmRLC_LB_CNTL … macro
H A Dgc_10_1_0_offset.h9331 #define mmRLC_LB_CNTL … macro