Home
last modified time | relevance | path

Searched refs:mmRLC_GPR_REG2 (Results 1 – 10 of 10) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_7_0_d.h1322 #define mmRLC_GPR_REG2 0x313a macro
H A Dgfx_7_2_d.h1335 #define mmRLC_GPR_REG2 0x313a macro
H A Dgfx_8_1_d.h1432 #define mmRLC_GPR_REG2 0xec7a macro
H A Dgfx_8_0_d.h1435 #define mmRLC_GPR_REG2 0xec7a macro
/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v7_0.c3329 WREG32(mmRLC_GPR_REG2, tmp); in gfx_v7_0_set_safe_mode()
3340 if ((RREG32(mmRLC_GPR_REG2) & 0x1) == 0) in gfx_v7_0_set_safe_mode()
3351 WREG32(mmRLC_GPR_REG2, tmp); in gfx_v7_0_unset_safe_mode()
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h6129 #define mmRLC_GPR_REG2 macro
H A Dgc_9_1_offset.h6351 #define mmRLC_GPR_REG2 macro
H A Dgc_9_2_1_offset.h6329 #define mmRLC_GPR_REG2 macro
H A Dgc_10_1_0_offset.h9475 #define mmRLC_GPR_REG2 macro
H A Dgc_10_3_0_offset.h9297 #define mmRLC_GPR_REG2 macro