Home
last modified time | relevance | path

Searched refs:mmRLC_CGCG_CGLS_CTRL (Results 1 – 11 of 11) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v8_0.c206 mmRLC_CGCG_CGLS_CTRL, 0x00000003, 0x0000003c,
304 mmRLC_CGCG_CGLS_CTRL, 0xffffffff, 0x0020003c,
318 mmRLC_CGCG_CGLS_CTRL, 0x00000003, 0x0001003c,
349 mmRLC_CGCG_CGLS_CTRL, 0x00000003, 0x0001003c,
381 mmRLC_CGCG_CGLS_CTRL, 0x00000003, 0x0001003c,
423 mmRLC_CGCG_CGLS_CTRL, 0x00000003, 0x0001003c,
467 mmRLC_CGCG_CGLS_CTRL, 0xffffffff, 0x0020003c,
481 mmRLC_CGCG_CGLS_CTRL, 0x00000003, 0x0000003c,
568 mmRLC_CGCG_CGLS_CTRL, 0xffffffff, 0x0020003c,
578 mmRLC_CGCG_CGLS_CTRL, 0x00000003, 0x0000003c,
[all …]
H A Dgfx_v9_0.c3208 WREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL, 0); in gfx_v9_0_rlc_resume()
5151 def = RREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL); in gfx_v9_0_update_coarse_grain_clock_gating()
5163 WREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL, data); in gfx_v9_0_update_coarse_grain_clock_gating()
5172 def = data = RREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL); in gfx_v9_0_update_coarse_grain_clock_gating()
5177 WREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL, data); in gfx_v9_0_update_coarse_grain_clock_gating()
5368 data = RREG32_KIQ(SOC15_REG_OFFSET(GC, 0, mmRLC_CGCG_CGLS_CTRL)); in gfx_v9_0_get_clockgating_state()
H A Dgfx_v10_0.c5595 WREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL, 0); in gfx_v10_0_rlc_resume()
8098 def = RREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL); in gfx_v10_0_update_coarse_grain_clock_gating()
8110 WREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL, data); in gfx_v10_0_update_coarse_grain_clock_gating()
8119 def = data = RREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL); in gfx_v10_0_update_coarse_grain_clock_gating()
8130 WREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL, data); in gfx_v10_0_update_coarse_grain_clock_gating()
8531 data = RREG32_KIQ(SOC15_REG_OFFSET(GC, 0, mmRLC_CGCG_CGLS_CTRL)); in gfx_v10_0_get_clockgating_state()
/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_7_0_d.h1281 #define mmRLC_CGCG_CGLS_CTRL 0x3109 macro
H A Dgfx_7_2_d.h1294 #define mmRLC_CGCG_CGLS_CTRL 0x3109 macro
H A Dgfx_8_1_d.h1394 #define mmRLC_CGCG_CGLS_CTRL 0xec49 macro
H A Dgfx_8_0_d.h1392 #define mmRLC_CGCG_CGLS_CTRL 0xec49 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h6045 #define mmRLC_CGCG_CGLS_CTRL … macro
H A Dgc_9_1_offset.h6267 #define mmRLC_CGCG_CGLS_CTRL … macro
H A Dgc_9_2_1_offset.h6243 #define mmRLC_CGCG_CGLS_CTRL … macro
H A Dgc_10_1_0_offset.h9393 #define mmRLC_CGCG_CGLS_CTRL … macro