Home
last modified time | relevance | path

Searched refs:mmPHYPLLE_PIXCLK_RESYNC_CNTL_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_1_0_offset.h483 #define mmPHYPLLE_PIXCLK_RESYNC_CNTL_BASE_IDX … macro
H A Ddcn_2_1_0_offset.h169 #define mmPHYPLLE_PIXCLK_RESYNC_CNTL_BASE_IDX … macro
H A Ddcn_3_0_2_offset.h153 #define mmPHYPLLE_PIXCLK_RESYNC_CNTL_BASE_IDX … macro
H A Ddcn_2_0_0_offset.h155 #define mmPHYPLLE_PIXCLK_RESYNC_CNTL_BASE_IDX … macro
H A Ddcn_3_0_0_offset.h137 #define mmPHYPLLE_PIXCLK_RESYNC_CNTL_BASE_IDX … macro
/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_12_0_offset.h675 #define mmPHYPLLE_PIXCLK_RESYNC_CNTL_BASE_IDX … macro