Home
last modified time | relevance | path

Searched refs:mmPHYPLLC_PIXCLK_RESYNC_CNTL_BASE_IDX (Results 1 – 7 of 7) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_1_offset.h205 #define mmPHYPLLC_PIXCLK_RESYNC_CNTL_BASE_IDX … macro
H A Ddcn_1_0_offset.h469 #define mmPHYPLLC_PIXCLK_RESYNC_CNTL_BASE_IDX … macro
H A Ddcn_2_1_0_offset.h157 #define mmPHYPLLC_PIXCLK_RESYNC_CNTL_BASE_IDX … macro
H A Ddcn_3_0_2_offset.h137 #define mmPHYPLLC_PIXCLK_RESYNC_CNTL_BASE_IDX … macro
H A Ddcn_2_0_0_offset.h137 #define mmPHYPLLC_PIXCLK_RESYNC_CNTL_BASE_IDX … macro
H A Ddcn_3_0_0_offset.h119 #define mmPHYPLLC_PIXCLK_RESYNC_CNTL_BASE_IDX … macro
/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_12_0_offset.h655 #define mmPHYPLLC_PIXCLK_RESYNC_CNTL_BASE_IDX … macro