Home
last modified time | relevance | path

Searched refs:mmMP1_SMN_C2PMSG_53 (Results 1 – 8 of 8) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/mp/
H A Dmp_12_0_0_offset.h224 #define mmMP1_SMN_C2PMSG_53 … macro
H A Dmp_10_0_offset.h224 #define mmMP1_SMN_C2PMSG_53 … macro
H A Dmp_9_0_offset.h236 #define mmMP1_SMN_C2PMSG_53 0x0275 macro
H A Dmp_11_0_offset.h226 #define mmMP1_SMN_C2PMSG_53 … macro
H A Dmp_11_0_8_offset.h224 #define mmMP1_SMN_C2PMSG_53 … macro
H A Dmp_11_5_0_offset.h224 #define mmMP1_SMN_C2PMSG_53 … macro
/linux/drivers/gpu/drm/amd/pm/swsmu/smu13/
H A Dsmu_v13_0_7_ppt.c84 #define mmMP1_SMN_C2PMSG_53 … macro
2803 ctl->config.debug_param_reg = SOC15_REG_OFFSET(MP1, 0, mmMP1_SMN_C2PMSG_53); in smu_v13_0_7_init_msg_ctl()
H A Dsmu_v13_0_0_ppt.c82 #define mmMP1_SMN_C2PMSG_53 … macro
2913 ctl->config.debug_param_reg = SOC15_REG_OFFSET(MP1, 0, mmMP1_SMN_C2PMSG_53); in smu_v13_0_0_init_msg_ctl()