Home
last modified time | relevance | path

Searched refs:mmGRBM_PWR_CNTL (Results 1 – 11 of 11) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_4_1_offset.h32 #define mmGRBM_PWR_CNTL macro
H A Dgc_9_0_offset.h39 #define mmGRBM_PWR_CNTL macro
H A Dgc_9_1_offset.h39 #define mmGRBM_PWR_CNTL macro
H A Dgc_9_2_1_offset.h39 #define mmGRBM_PWR_CNTL macro
H A Dgc_10_1_0_offset.h2043 #define mmGRBM_PWR_CNTL macro
H A Dgc_10_3_0_offset.h2124 #define mmGRBM_PWR_CNTL macro
/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_d.h759 #define mmGRBM_PWR_CNTL 0x2003 macro
H A Dgfx_7_0_d.h773 #define mmGRBM_PWR_CNTL 0x2003 macro
H A Dgfx_7_2_d.h786 #define mmGRBM_PWR_CNTL 0x2003 macro
H A Dgfx_8_1_d.h860 #define mmGRBM_PWR_CNTL 0x2003 macro
H A Dgfx_8_0_d.h861 #define mmGRBM_PWR_CNTL 0x2003 macro