Home
last modified time | relevance | path

Searched refs:mmGB_TILE_MODE0 (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v8_0.c2258 WREG32(mmGB_TILE_MODE0 + reg_offset, modearray[reg_offset]); in gfx_v8_0_tiling_mode_table_init()
2448 WREG32(mmGB_TILE_MODE0 + reg_offset, modearray[reg_offset]); in gfx_v8_0_tiling_mode_table_init()
2637 WREG32(mmGB_TILE_MODE0 + reg_offset, modearray[reg_offset]); in gfx_v8_0_tiling_mode_table_init()
2840 WREG32(mmGB_TILE_MODE0 + reg_offset, modearray[reg_offset]); in gfx_v8_0_tiling_mode_table_init()
3042 WREG32(mmGB_TILE_MODE0 + reg_offset, modearray[reg_offset]); in gfx_v8_0_tiling_mode_table_init()
3213 WREG32(mmGB_TILE_MODE0 + reg_offset, modearray[reg_offset]); in gfx_v8_0_tiling_mode_table_init()
3390 WREG32(mmGB_TILE_MODE0 + reg_offset, modearray[reg_offset]); in gfx_v8_0_tiling_mode_table_init()
/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_7_0_d.h692 #define mmGB_TILE_MODE0 0x2644 macro
H A Dgfx_7_2_d.h705 #define mmGB_TILE_MODE0 0x2644 macro
H A Dgfx_8_1_d.h777 #define mmGB_TILE_MODE0 0x2644 macro
H A Dgfx_8_0_d.h777 #define mmGB_TILE_MODE0 0x2644 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h947 #define mmGB_TILE_MODE0 … macro
H A Dgc_9_1_offset.h917 #define mmGB_TILE_MODE0 … macro
H A Dgc_9_2_1_offset.h883 #define mmGB_TILE_MODE0 … macro
H A Dgc_10_1_0_offset.h2859 #define mmGB_TILE_MODE0 … macro