Home
last modified time | relevance | path

Searched refs:mmDP_DTO4_PHASE_BASE_IDX (Results 1 – 5 of 5) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_1_0_offset.h607 #define mmDP_DTO4_PHASE_BASE_IDX macro
H A Ddcn_3_0_2_offset.h241 #define mmDP_DTO4_PHASE_BASE_IDX macro
H A Ddcn_2_0_0_offset.h245 #define mmDP_DTO4_PHASE_BASE_IDX macro
H A Ddcn_3_0_0_offset.h227 #define mmDP_DTO4_PHASE_BASE_IDX macro
/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_12_0_offset.h807 #define mmDP_DTO4_PHASE_BASE_IDX macro