Home
last modified time | relevance | path

Searched refs:mmDP3_DP_SEC_AUD_M (Results 1 – 12 of 12) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_d.h3302 #define mmDP3_DP_SEC_AUD_M 0x45A7 macro
H A Ddce_8_0_d.h4071 #define mmDP3_DP_SEC_AUD_M 0x45a7 macro
H A Ddce_10_0_d.h4703 #define mmDP3_DP_SEC_AUD_M 0x4dcb macro
H A Ddce_11_0_d.h4750 #define mmDP3_DP_SEC_AUD_M 0x4dcb macro
H A Ddce_11_2_d.h5982 #define mmDP3_DP_SEC_AUD_M 0x4dcb macro
H A Ddce_12_0_offset.h11126 #define mmDP3_DP_SEC_AUD_M macro
/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_1_offset.h9014 #define mmDP3_DP_SEC_AUD_M macro
H A Ddcn_1_0_offset.h9353 #define mmDP3_DP_SEC_AUD_M macro
H A Ddcn_2_1_0_offset.h10917 #define mmDP3_DP_SEC_AUD_M macro
H A Ddcn_3_0_2_offset.h10656 #define mmDP3_DP_SEC_AUD_M macro
H A Ddcn_2_0_0_offset.h12004 #define mmDP3_DP_SEC_AUD_M macro
H A Ddcn_3_0_0_offset.h11800 #define mmDP3_DP_SEC_AUD_M macro