Home
last modified time | relevance | path

Searched refs:mmDP2_DP_DPHY_PRBS_CNTL (Results 1 – 12 of 12) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_d.h3229 #define mmDP2_DP_DPHY_PRBS_CNTL 0x42D4 macro
H A Ddce_8_0_d.h3918 #define mmDP2_DP_DPHY_PRBS_CNTL 0x42d4 macro
H A Ddce_10_0_d.h4550 #define mmDP2_DP_DPHY_PRBS_CNTL 0x4cb5 macro
H A Ddce_11_0_d.h4540 #define mmDP2_DP_DPHY_PRBS_CNTL 0x4cb5 macro
H A Ddce_11_2_d.h5772 #define mmDP2_DP_DPHY_PRBS_CNTL 0x4cb5 macro
H A Ddce_12_0_offset.h10804 #define mmDP2_DP_DPHY_PRBS_CNTL … macro
/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_1_offset.h8640 #define mmDP2_DP_DPHY_PRBS_CNTL … macro
H A Ddcn_1_0_offset.h9009 #define mmDP2_DP_DPHY_PRBS_CNTL … macro
H A Ddcn_2_1_0_offset.h10553 #define mmDP2_DP_DPHY_PRBS_CNTL … macro
H A Ddcn_3_0_2_offset.h10278 #define mmDP2_DP_DPHY_PRBS_CNTL … macro
H A Ddcn_2_0_0_offset.h11642 #define mmDP2_DP_DPHY_PRBS_CNTL … macro
H A Ddcn_3_0_0_offset.h11422 #define mmDP2_DP_DPHY_PRBS_CNTL … macro