Home
last modified time | relevance | path

Searched refs:mmDP0_DP_SEC_AUD_N (Results 1 – 14 of 14) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_d.h3148 #define mmDP0_DP_SEC_AUD_N 0x1CA5 macro
H A Ddce_8_0_d.h4052 #define mmDP0_DP_SEC_AUD_N 0x1ca5 macro
H A Ddce_10_0_d.h4684 #define mmDP0_DP_SEC_AUD_N 0x4ac9 macro
H A Ddce_11_0_d.h4727 #define mmDP0_DP_SEC_AUD_N 0x4ac9 macro
H A Ddce_11_2_d.h5959 #define mmDP0_DP_SEC_AUD_N 0x4ac9 macro
H A Ddce_12_0_offset.h10270 #define mmDP0_DP_SEC_AUD_N … macro
/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_3_offset.h5534 #define mmDP0_DP_SEC_AUD_N … macro
H A Ddcn_3_0_3_offset.h5028 #define mmDP0_DP_SEC_AUD_N … macro
H A Ddcn_3_0_1_offset.h7990 #define mmDP0_DP_SEC_AUD_N … macro
H A Ddcn_1_0_offset.h8419 #define mmDP0_DP_SEC_AUD_N … macro
H A Ddcn_2_1_0_offset.h9923 #define mmDP0_DP_SEC_AUD_N … macro
H A Ddcn_3_0_2_offset.h9622 #define mmDP0_DP_SEC_AUD_N … macro
H A Ddcn_2_0_0_offset.h11016 #define mmDP0_DP_SEC_AUD_N … macro
H A Ddcn_3_0_0_offset.h10766 #define mmDP0_DP_SEC_AUD_N … macro