Home
last modified time | relevance | path

Searched refs:mmCP_RB_VMID (Results 1 – 14 of 14) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_d.h519 #define mmCP_RB_VMID 0x3051 macro
H A Dgfx_7_0_d.h239 #define mmCP_RB_VMID 0x3051 macro
H A Dgfx_7_2_d.h239 #define mmCP_RB_VMID 0x3051 macro
H A Dgfx_8_1_d.h264 #define mmCP_RB_VMID 0x3051 macro
H A Dgfx_8_0_d.h263 #define mmCP_RB_VMID 0x3051 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h2414 #define mmCP_RB_VMID … macro
H A Dgc_9_1_offset.h2691 #define mmCP_RB_VMID … macro
H A Dgc_9_2_1_offset.h2629 #define mmCP_RB_VMID … macro
H A Dgc_10_1_0_offset.h4755 #define mmCP_RB_VMID … macro
H A Dgc_10_3_0_offset.h4408 #define mmCP_RB_VMID … macro
/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v7_0.c2543 WREG32(mmCP_RB_VMID, 0); in gfx_v7_0_cp_gfx_resume()
H A Dgfx_v8_0.c4244 WREG32(mmCP_RB_VMID, 0); in gfx_v8_0_cp_gfx_resume()
H A Dgfx_v9_0.c3361 WREG32_SOC15(GC, 0, mmCP_RB_VMID, 0); in gfx_v9_0_cp_gfx_resume()
H A Dgfx_v10_0.c6379 WREG32_SOC15(GC, 0, mmCP_RB_VMID, 0); in gfx_v10_0_cp_gfx_resume()