Home
last modified time | relevance | path

Searched refs:mmCP_RB1_BASE (Results 1 – 10 of 10) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_7_0_d.h198 #define mmCP_RB1_BASE 0x3060 macro
H A Dgfx_7_2_d.h198 #define mmCP_RB1_BASE 0x3060 macro
H A Dgfx_8_1_d.h223 #define mmCP_RB1_BASE 0x3060 macro
H A Dgfx_8_0_d.h222 #define mmCP_RB1_BASE 0x3060 macro
/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v6_0.c2261 WREG32(mmCP_RB1_BASE, ring->gpu_addr >> 8); in gfx_v6_0_cp_compute_resume()
H A Dgfx_v9_0.c171 SOC15_REG_ENTRY_STR(GC, 0, mmCP_RB1_BASE),
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h2448 #define mmCP_RB1_BASE … macro
H A Dgc_9_1_offset.h2725 #define mmCP_RB1_BASE … macro
H A Dgc_9_2_1_offset.h2663 #define mmCP_RB1_BASE … macro
H A Dgc_10_1_0_offset.h4789 #define mmCP_RB1_BASE … macro