Home
last modified time | relevance | path

Searched refs:mmCP_RB0_WPTR (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v6_0.c2166 WREG32(mmCP_RB0_WPTR, ring->wptr); in gfx_v6_0_cp_gfx_resume()
2199 return RREG32(mmCP_RB0_WPTR); in gfx_v6_0_ring_get_wptr()
2212 WREG32(mmCP_RB0_WPTR, lower_32_bits(ring->wptr)); in gfx_v6_0_ring_set_wptr_gfx()
2213 (void)RREG32(mmCP_RB0_WPTR); in gfx_v6_0_ring_set_wptr_gfx()
/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_7_0_d.h214 #define mmCP_RB0_WPTR 0x3045 macro
H A Dgfx_7_2_d.h214 #define mmCP_RB0_WPTR 0x3045 macro
H A Dgfx_8_1_d.h239 #define mmCP_RB0_WPTR 0x3045 macro
H A Dgfx_8_0_d.h238 #define mmCP_RB0_WPTR 0x3045 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h2420 #define mmCP_RB0_WPTR … macro
H A Dgc_9_1_offset.h2697 #define mmCP_RB0_WPTR … macro
H A Dgc_9_2_1_offset.h2635 #define mmCP_RB0_WPTR … macro
H A Dgc_10_1_0_offset.h4761 #define mmCP_RB0_WPTR … macro