Home
last modified time | relevance | path

Searched refs:mmCP_MEM_SLP_CNTL (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v6_0.c2664 orig = data = RREG32(mmCP_MEM_SLP_CNTL); in gfx_v6_0_enable_mgcg()
2667 WREG32(mmCP_MEM_SLP_CNTL, data); in gfx_v6_0_enable_mgcg()
2688 data = RREG32(mmCP_MEM_SLP_CNTL); in gfx_v6_0_enable_mgcg()
2691 WREG32(mmCP_MEM_SLP_CNTL, data); in gfx_v6_0_enable_mgcg()
/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_7_0_d.h255 #define mmCP_MEM_SLP_CNTL 0x3079 macro
H A Dgfx_7_2_d.h257 #define mmCP_MEM_SLP_CNTL 0x3079 macro
H A Dgfx_8_1_d.h289 #define mmCP_MEM_SLP_CNTL 0x3079 macro
H A Dgfx_8_0_d.h289 #define mmCP_MEM_SLP_CNTL 0x3079 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h2482 #define mmCP_MEM_SLP_CNTL … macro
H A Dgc_9_1_offset.h2759 #define mmCP_MEM_SLP_CNTL … macro
H A Dgc_9_2_1_offset.h2697 #define mmCP_MEM_SLP_CNTL … macro
H A Dgc_10_1_0_offset.h4821 #define mmCP_MEM_SLP_CNTL … macro