Home
last modified time | relevance | path

Searched refs:mmCP_HQD_EOP_WPTR_MEM (Results 1 – 11 of 11) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_amdkfd_gfx_v8.c197 WREG32(mmCP_HQD_EOP_WPTR_MEM, m->cp_hqd_eop_wptr_mem); in kgd_hqd_load()
H A Dgfx_v8_0.c4538 mqd->cp_hqd_eop_wptr_mem = RREG32(mmCP_HQD_EOP_WPTR_MEM); in gfx_v8_0_mqd_init()
4578 WREG32(mmCP_HQD_EOP_WPTR_MEM, mqd->cp_hqd_eop_wptr_mem); in gfx_v8_0_mqd_commit()
H A Dgfx_v9_0.c276 SOC15_REG_ENTRY_STR(GC, 0, mmCP_HQD_EOP_WPTR_MEM),
H A Dgfx_v10_0.c418 SOC15_REG_ENTRY_STR(GC, 0, mmCP_HQD_EOP_WPTR_MEM),
/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_8_1_d.h685 #define mmCP_HQD_EOP_WPTR_MEM 0x3279 macro
H A Dgfx_8_0_d.h685 #define mmCP_HQD_EOP_WPTR_MEM 0x3279 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h2927 #define mmCP_HQD_EOP_WPTR_MEM … macro
H A Dgc_9_1_offset.h3155 #define mmCP_HQD_EOP_WPTR_MEM … macro
H A Dgc_9_2_1_offset.h3111 #define mmCP_HQD_EOP_WPTR_MEM … macro
H A Dgc_10_1_0_offset.h5411 #define mmCP_HQD_EOP_WPTR_MEM … macro
H A Dgc_10_3_0_offset.h5044 #define mmCP_HQD_EOP_WPTR_MEM … macro