Home
last modified time | relevance | path

Searched refs:mmCP_CE_UCODE_ADDR (Results 1 – 10 of 10) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v6_0.c2049 WREG32(mmCP_CE_UCODE_ADDR, 0); in gfx_v6_0_cp_gfx_load_microcode()
2052 WREG32(mmCP_CE_UCODE_ADDR, 0); in gfx_v6_0_cp_gfx_load_microcode()
2064 WREG32(mmCP_CE_UCODE_ADDR, 0); in gfx_v6_0_cp_gfx_load_microcode()
H A Dgfx_v9_0.c3304 WREG32_SOC15(GC, 0, mmCP_CE_UCODE_ADDR, 0); in gfx_v9_0_cp_gfx_load_microcode()
3307 WREG32_SOC15(GC, 0, mmCP_CE_UCODE_ADDR, adev->gfx.ce_fw_version); in gfx_v9_0_cp_gfx_load_microcode()
/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_7_0_d.h248 #define mmCP_CE_UCODE_ADDR 0x305a macro
H A Dgfx_7_2_d.h250 #define mmCP_CE_UCODE_ADDR 0x305a macro
H A Dgfx_8_1_d.h280 #define mmCP_CE_UCODE_ADDR 0xf818 macro
H A Dgfx_8_0_d.h279 #define mmCP_CE_UCODE_ADDR 0xf818 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h6733 #define mmCP_CE_UCODE_ADDR … macro
H A Dgc_9_1_offset.h6957 #define mmCP_CE_UCODE_ADDR … macro
H A Dgc_9_2_1_offset.h6985 #define mmCP_CE_UCODE_ADDR … macro
H A Dgc_10_1_0_offset.h10253 #define mmCP_CE_UCODE_ADDR … macro