Home
last modified time | relevance | path

Searched refs:mmCP_CE_IB2_BASE_LO (Results 1 – 12 of 12) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_d.h376 #define mmCP_CE_IB2_BASE_LO 0x21C9 macro
H A Dgfx_7_0_d.h520 #define mmCP_CE_IB2_BASE_LO 0xc0c9 macro
H A Dgfx_7_2_d.h533 #define mmCP_CE_IB2_BASE_LO 0xc0c9 macro
H A Dgfx_8_1_d.h586 #define mmCP_CE_IB2_BASE_LO 0xc0c9 macro
H A Dgfx_8_0_d.h586 #define mmCP_CE_IB2_BASE_LO 0xc0c9 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h4833 #define mmCP_CE_IB2_BASE_LO macro
H A Dgc_9_1_offset.h5063 #define mmCP_CE_IB2_BASE_LO macro
H A Dgc_9_2_1_offset.h5019 #define mmCP_CE_IB2_BASE_LO macro
H A Dgc_10_1_0_offset.h7337 #define mmCP_CE_IB2_BASE_LO macro
H A Dgc_10_3_0_offset.h6970 #define mmCP_CE_IB2_BASE_LO macro
/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v9_0.c184 SOC15_REG_ENTRY_STR(GC, 0, mmCP_CE_IB2_BASE_LO),
H A Dgfx_v10_0.c314 SOC15_REG_ENTRY_STR(GC, 0, mmCP_CE_IB2_BASE_LO),