Home
last modified time | relevance | path

Searched refs:mmCPC_UTCL1_STATUS (Results 1 – 5 of 5) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h2667 #define mmCPC_UTCL1_STATUS … macro
H A Dgc_9_1_offset.h2919 #define mmCPC_UTCL1_STATUS … macro
H A Dgc_9_2_1_offset.h2853 #define mmCPC_UTCL1_STATUS … macro
H A Dgc_10_1_0_offset.h5159 #define mmCPC_UTCL1_STATUS … macro
/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v9_0.c194 SOC15_REG_ENTRY_STR(GC, 0, mmCPC_UTCL1_STATUS),