Home
last modified time | relevance | path

Searched refs:mmBL1_PWM_GRP2_REG_LOCK (Results 1 – 8 of 8) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_d.h471 #define mmBL1_PWM_GRP2_REG_LOCK 0x1630 macro
H A Ddce_8_0_d.h59 #define mmBL1_PWM_GRP2_REG_LOCK 0x1630 macro
H A Ddce_10_0_d.h59 #define mmBL1_PWM_GRP2_REG_LOCK 0x1630 macro
H A Ddce_11_0_d.h55 #define mmBL1_PWM_GRP2_REG_LOCK 0x1630 macro
H A Ddce_11_2_d.h62 #define mmBL1_PWM_GRP2_REG_LOCK 0x1630 macro
H A Ddce_12_0_offset.h1318 #define mmBL1_PWM_GRP2_REG_LOCK … macro
/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_1_0_offset.h7151 #define mmBL1_PWM_GRP2_REG_LOCK … macro
H A Ddcn_2_0_0_offset.h8182 #define mmBL1_PWM_GRP2_REG_LOCK … macro