Home
last modified time | relevance | path

Searched refs:mmABM3_BL1_PWM_BL_UPDATE_SAMPLE_RATE_BASE_IDX (Results 1 – 3 of 3) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_1_offset.h11931 #define mmABM3_BL1_PWM_BL_UPDATE_SAMPLE_RATE_BASE_IDX … macro
H A Ddcn_3_0_2_offset.h14733 #define mmABM3_BL1_PWM_BL_UPDATE_SAMPLE_RATE_BASE_IDX … macro
H A Ddcn_3_0_0_offset.h16359 #define mmABM3_BL1_PWM_BL_UPDATE_SAMPLE_RATE_BASE_IDX … macro