Home
last modified time | relevance | path

Searched refs:misc0 (Results 1 – 7 of 7) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dce/
H A Ddce_stream_encoder.c276 uint32_t misc0 = 0; in dce110_stream_encoder_dp_set_stream_attribute() local
382 misc0 = colorimetry_bpc << 5; in dce110_stream_encoder_dp_set_stream_attribute()
387 misc0 = misc0 | 0x0; in dce110_stream_encoder_dp_set_stream_attribute()
392 misc0 = misc0 | 0x8; /* bit3=1 */ in dce110_stream_encoder_dp_set_stream_attribute()
398 misc0 = misc0 | 0x8; /* bit3=1, bit4=0 */ in dce110_stream_encoder_dp_set_stream_attribute()
402 misc0 = misc0 | 0x2; /* bit2=0, bit1=1 */ in dce110_stream_encoder_dp_set_stream_attribute()
404 misc0 = misc0 | 0x4; /* bit2=1, bit1=0 */ in dce110_stream_encoder_dp_set_stream_attribute()
409 misc0 = misc0 | 0x18; /* bit3=1, bit4=1 */ in dce110_stream_encoder_dp_set_stream_attribute()
413 misc0 = misc0 | 0x2; /* bit2=0, bit1=1 */ in dce110_stream_encoder_dp_set_stream_attribute()
415 misc0 = misc0 | 0x4; /* bit2=1, bit1=0 */ in dce110_stream_encoder_dp_set_stream_attribute()
[all …]
/linux/drivers/gpu/drm/xlnx/
H A Dzynqmp_dp.c279 u8 misc0; member
1204 zynqmp_dp_write(dp, ZYNQMP_DP_MAIN_STREAM_MISC0, dp->config.misc0); in zynqmp_dp_update_misc()
1227 config->misc0 &= ~ZYNQMP_DP_MAIN_STREAM_MISC0_COMP_FORMAT_MASK; in zynqmp_dp_set_format()
1232 config->misc0 |= ZYNQMP_DP_MAIN_STREAM_MISC0_COMP_FORMAT_RGB; in zynqmp_dp_set_format()
1237 config->misc0 |= ZYNQMP_DP_MAIN_STREAM_MISC0_COMP_FORMAT_YCRCB_444; in zynqmp_dp_set_format()
1242 config->misc0 |= ZYNQMP_DP_MAIN_STREAM_MISC0_COMP_FORMAT_YCRCB_422; in zynqmp_dp_set_format()
1263 config->misc0 &= ~ZYNQMP_DP_MAIN_STREAM_MISC0_BPC_MASK; in zynqmp_dp_set_format()
1267 config->misc0 |= ZYNQMP_DP_MAIN_STREAM_MISC0_BPC_6; in zynqmp_dp_set_format()
1270 config->misc0 |= ZYNQMP_DP_MAIN_STREAM_MISC0_BPC_8; in zynqmp_dp_set_format()
1273 config->misc0 |= ZYNQMP_DP_MAIN_STREAM_MISC0_BPC_10; in zynqmp_dp_set_format()
[all …]
/linux/drivers/gpu/drm/bridge/cadence/
H A Dcdns-mhdp8546-core.c1701 misc0 = 0, misc1 = 0, pxl_repr, in cdns_mhdp_configure_video() local
1717 misc0 = DP_YCBCR_COEFFICIENTS_ITU709; in cdns_mhdp_configure_video()
1724 misc0 |= DP_COLOR_FORMAT_RGB; in cdns_mhdp_configure_video()
1728 misc0 |= DP_COLOR_FORMAT_YCbCr444 | DP_TEST_DYNAMIC_RANGE_CEA; in cdns_mhdp_configure_video()
1732 misc0 |= DP_COLOR_FORMAT_YCbCr422 | DP_TEST_DYNAMIC_RANGE_CEA; in cdns_mhdp_configure_video()
1743 misc0 |= DP_TEST_BIT_DEPTH_6; in cdns_mhdp_configure_video()
1747 misc0 |= DP_TEST_BIT_DEPTH_8; in cdns_mhdp_configure_video()
1751 misc0 |= DP_TEST_BIT_DEPTH_10; in cdns_mhdp_configure_video()
1755 misc0 |= DP_TEST_BIT_DEPTH_12; in cdns_mhdp_configure_video()
1759 misc0 |= DP_TEST_BIT_DEPTH_16; in cdns_mhdp_configure_video()
[all …]
/linux/drivers/net/ethernet/qlogic/qed/
H A Dqed_mcp.c835 QED_MFW_SET_FIELD(load_req.misc0, LOAD_REQ_ROLE, p_in_params->drv_role); in __qed_mcp_load_req()
836 QED_MFW_SET_FIELD(load_req.misc0, LOAD_REQ_LOCK_TO, in __qed_mcp_load_req()
838 QED_MFW_SET_FIELD(load_req.misc0, LOAD_REQ_FORCE, in __qed_mcp_load_req()
840 QED_MFW_SET_FIELD(load_req.misc0, LOAD_REQ_FLAGS0, in __qed_mcp_load_req()
870 load_req.misc0, in __qed_mcp_load_req()
871 QED_MFW_GET_FIELD(load_req.misc0, LOAD_REQ_ROLE), in __qed_mcp_load_req()
872 QED_MFW_GET_FIELD(load_req.misc0, in __qed_mcp_load_req()
874 QED_MFW_GET_FIELD(load_req.misc0, LOAD_REQ_FORCE), in __qed_mcp_load_req()
875 QED_MFW_GET_FIELD(load_req.misc0, LOAD_REQ_FLAGS0)); in __qed_mcp_load_req()
896 load_rsp.misc0, in __qed_mcp_load_req()
[all …]
H A Dqed_mfw_hsi.h1006 u32 misc0; member
1027 u32 misc0; member
/linux/drivers/gpu/drm/amd/ras/rascore/
H A Dras_aca_v1_0.c258 u64 misc0 = bank->regs[ACA_REG_IDX__MISC0]; in aca_parse_bank_default() local
274 ecc->ce_count = ACA_REG_MISC0_ERRCNT(misc0); in aca_parse_bank_default()
/linux/drivers/gpu/drm/amd/pm/swsmu/smu13/
H A Dsmu_v13_0_6_ppt.c3428 uint64_t status0, misc0; in mca_gfx_mca_get_err_count() local
3442 misc0 = entry->regs[MCA_REG_IDX_MISC0]; in mca_gfx_mca_get_err_count()
3443 *count = REG_GET_FIELD(misc0, MCMP1_MISC0T0, ErrCnt); in mca_gfx_mca_get_err_count()
3452 uint64_t status0, misc0; in mca_smu_mca_get_err_count() local
3468 misc0 = entry->regs[MCA_REG_IDX_MISC0]; in mca_smu_mca_get_err_count()
3469 *count = REG_GET_FIELD(misc0, MCMP1_MISC0T0, ErrCnt); in mca_smu_mca_get_err_count()