Searched refs:min_bpp (Results 1 – 3 of 3) sorted by relevance
| /linux/drivers/gpu/drm/bridge/synopsys/ |
| H A D | dw-dp.c | 1581 u32 min_bpp; in dw_dp_bridge_mode_valid() local 1586 min_bpp = 12; in dw_dp_bridge_mode_valid() 1588 min_bpp = 16; in dw_dp_bridge_mode_valid() 1590 min_bpp = 18; in dw_dp_bridge_mode_valid() 1592 min_bpp = 24; in dw_dp_bridge_mode_valid() 1598 if (!dw_dp_bandwidth_ok(dp, mode, min_bpp, link->lanes, link->rate)) in dw_dp_bridge_mode_valid()
|
| /linux/drivers/gpu/drm/i915/display/ |
| H A D | intel_dp.c | 2272 return pipe_bpp >= limits->pipe.min_bpp && in is_dsc_pipe_bpp_sufficient() 2594 if (max_link_bpp_x16 < fxp_q4_from_int(limits->pipe.min_bpp)) in intel_dp_compute_config_link_bpp_limits() 2597 limits->link.min_bpp_x16 = fxp_q4_from_int(limits->pipe.min_bpp); in intel_dp_compute_config_link_bpp_limits() 2642 limits->pipe.min_bpp = max(limits->pipe.min_bpp, dsc_min_bpc * 3); in intel_dp_dsc_compute_pipe_bpp_limits() 2643 limits->pipe.min_bpp = align_min_sink_dsc_input_bpp(connector, limits->pipe.min_bpp); in intel_dp_dsc_compute_pipe_bpp_limits() 2648 if (limits->pipe.min_bpp <= 0 || in intel_dp_dsc_compute_pipe_bpp_limits() 2649 limits->pipe.min_bpp > limits->pipe.max_bpp) { in intel_dp_dsc_compute_pipe_bpp_limits() 2654 orig_limits.pipe.min_bpp, orig_limits.pipe.max_bpp, in intel_dp_dsc_compute_pipe_bpp_limits() 2655 limits->pipe.min_bpp, limits->pipe.max_bpp); in intel_dp_dsc_compute_pipe_bpp_limits() 2684 limits->pipe.min_bpp = intel_dp_min_bpp(crtc_state->output_format); in intel_dp_compute_config_limits() [all …]
|
| H A D | intel_dp_mst.c | 1422 const int min_bpp = 18; in mst_connector_mode_valid_ctx() local 1458 fxp_q4_from_int(min_bpp), in mst_connector_mode_valid_ctx() 1482 drm_dp_calc_pbn_mode(mode->clock, min_bpp << 4) > port->full_pbn) { in mst_connector_mode_valid_ctx()
|