Home
last modified time | relevance | path

Searched refs:mes (Results 1 – 25 of 26) sorted by relevance

12

/linux/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_mes.c45 struct amdgpu_mes *mes = &adev->mes; in amdgpu_mes_doorbell_init() local
48 mes->doorbell_bitmap = bitmap_zalloc(PAGE_SIZE / sizeof(u32), GFP_KERNEL); in amdgpu_mes_doorbell_init()
49 if (!mes->doorbell_bitmap) { in amdgpu_mes_doorbell_init()
54 mes->num_mes_dbs = PAGE_SIZE / AMDGPU_ONE_DOORBELL_SIZE; in amdgpu_mes_doorbell_init()
56 adev->mes.aggregated_doorbells[i] = mes->db_start_dw_offset + i * 2; in amdgpu_mes_doorbell_init()
57 set_bit(i, mes->doorbell_bitmap); in amdgpu_mes_doorbell_init()
70 r = amdgpu_bo_create_kernel(adev, adev->mes.event_log_size, PAGE_SIZE, in amdgpu_mes_event_log_init()
72 &adev->mes.event_log_gpu_obj, in amdgpu_mes_event_log_init()
73 &adev->mes.event_log_gpu_addr, in amdgpu_mes_event_log_init()
74 &adev->mes.event_log_cpu_addr); in amdgpu_mes_event_log_init()
[all …]
H A Dmes_v11_0.c165 static int mes_v11_0_submit_pkt_and_poll_completion(struct amdgpu_mes *mes, in mes_v11_0_submit_pkt_and_poll_completion() argument
171 struct amdgpu_device *adev = mes->adev; in mes_v11_0_submit_pkt_and_poll_completion()
172 struct amdgpu_ring *ring = &mes->ring[0]; in mes_v11_0_submit_pkt_and_poll_completion()
201 spin_lock_irqsave(&mes->ring_lock[0], flags); in mes_v11_0_submit_pkt_and_poll_completion()
231 spin_unlock_irqrestore(&mes->ring_lock[0], flags); in mes_v11_0_submit_pkt_and_poll_completion()
273 spin_unlock_irqrestore(&mes->ring_lock[0], flags); in mes_v11_0_submit_pkt_and_poll_completion()
310 static int mes_v11_0_add_hw_queue(struct amdgpu_mes *mes, in mes_v11_0_add_hw_queue() argument
313 struct amdgpu_device *adev = mes->adev; in mes_v11_0_add_hw_queue()
339 if (((adev->mes.sched_version & AMDGPU_MES_API_VERSION_MASK) >> in mes_v11_0_add_hw_queue()
363 return mes_v11_0_submit_pkt_and_poll_completion(mes, in mes_v11_0_add_hw_queue()
[all …]
H A Dmes_v12_0.c149 static int mes_v12_0_submit_pkt_and_poll_completion(struct amdgpu_mes *mes, in mes_v12_0_submit_pkt_and_poll_completion() argument
155 struct amdgpu_device *adev = mes->adev; in mes_v12_0_submit_pkt_and_poll_completion()
156 struct amdgpu_ring *ring = &mes->ring[pipe]; in mes_v12_0_submit_pkt_and_poll_completion()
157 spinlock_t *ring_lock = &mes->ring_lock[pipe]; in mes_v12_0_submit_pkt_and_poll_completion()
303 static int mes_v12_0_add_hw_queue(struct amdgpu_mes *mes, in mes_v12_0_add_hw_queue() argument
306 struct amdgpu_device *adev = mes->adev; in mes_v12_0_add_hw_queue()
354 return mes_v12_0_submit_pkt_and_poll_completion(mes, in mes_v12_0_add_hw_queue()
360 static int mes_v12_0_remove_hw_queue(struct amdgpu_mes *mes, in mes_v12_0_remove_hw_queue() argument
364 uint32_t mes_rev = mes->sched_version & AMDGPU_MES_VERSION_MASK; in mes_v12_0_remove_hw_queue()
378 return mes_v12_0_submit_pkt_and_poll_completion(mes, in mes_v12_0_remove_hw_queue()
[all …]
H A Damdgpu_mes.h366 int (*add_hw_queue)(struct amdgpu_mes *mes,
369 int (*remove_hw_queue)(struct amdgpu_mes *mes,
372 int (*map_legacy_queue)(struct amdgpu_mes *mes,
375 int (*unmap_legacy_queue)(struct amdgpu_mes *mes,
378 int (*suspend_gang)(struct amdgpu_mes *mes,
381 int (*resume_gang)(struct amdgpu_mes *mes,
384 int (*misc_op)(struct amdgpu_mes *mes,
387 int (*reset_hw_queue)(struct amdgpu_mes *mes,
390 int (*detect_and_reset_hung_queues)(struct amdgpu_mes *mes,
394 int (*invalidate_tlbs_pasid)(struct amdgpu_mes *mes,
[all …]
H A Dmes_userqueue.c148 amdgpu_mes_lock(&adev->mes); in mes_userq_map()
149 r = adev->mes.funcs->add_hw_queue(&adev->mes, &queue_input); in mes_userq_map()
150 amdgpu_mes_unlock(&adev->mes); in mes_userq_map()
172 amdgpu_mes_lock(&adev->mes); in mes_userq_unmap()
173 r = adev->mes.funcs->remove_hw_queue(&adev->mes, &queue_input); in mes_userq_unmap()
174 amdgpu_mes_unlock(&adev->mes); in mes_userq_unmap()
224 amdgpu_mes_lock(&adev->mes); in mes_userq_detect_and_reset()
227 amdgpu_mes_unlock(&adev->mes); in mes_userq_detect_and_reset()
449 amdgpu_mes_lock(&adev->mes); in mes_userq_preempt()
450 r = adev->mes.funcs->suspend_gang(&adev->mes, &queue_input); in mes_userq_preempt()
[all …]
H A Dgmc_v12_0.c331 if ((adev->gfx.kiq[0].ring.sched.ready || adev->mes.ring[0].sched.ready) && in gmc_v12_0_flush_gpu_tlb()
366 if (adev->enable_uni_mes && adev->mes.ring[AMDGPU_MES_SCHED_PIPE].sched.ready && in gmc_v12_0_flush_gpu_tlb_pasid()
367 (adev->mes.sched_version & AMDGPU_MES_VERSION_MASK) >= 0x84) { in gmc_v12_0_flush_gpu_tlb_pasid()
373 adev->mes.funcs->invalidate_tlbs_pasid(&adev->mes, &input); in gmc_v12_0_flush_gpu_tlb_pasid()
377 adev->mes.funcs->invalidate_tlbs_pasid(&adev->mes, &input); in gmc_v12_0_flush_gpu_tlb_pasid()
H A Damdgpu_dev_coredump.c175 version = adev->mes.kiq_version & AMDGPU_MES_VERSION_MASK; in amdgpu_devcoredump_fw_info()
176 feature = (adev->mes.kiq_version & AMDGPU_MES_FEAT_VERSION_MASK) >> in amdgpu_devcoredump_fw_info()
181 version = adev->mes.sched_version & AMDGPU_MES_VERSION_MASK; in amdgpu_devcoredump_fw_info()
182 feature = (adev->mes.sched_version & AMDGPU_MES_FEAT_VERSION_MASK) >> in amdgpu_devcoredump_fw_info()
H A Damdgpu_kms.c354 fw_info->ver = adev->mes.kiq_version & AMDGPU_MES_VERSION_MASK; in amdgpu_firmware_info()
355 fw_info->feature = (adev->mes.kiq_version & AMDGPU_MES_FEAT_VERSION_MASK) in amdgpu_firmware_info()
359 fw_info->ver = adev->mes.sched_version & AMDGPU_MES_VERSION_MASK; in amdgpu_firmware_info()
360 fw_info->feature = (adev->mes.sched_version & AMDGPU_MES_FEAT_VERSION_MASK) in amdgpu_firmware_info()
421 num_slots += hweight32(adev->mes.gfx_hqd_mask[i]); in amdgpu_hw_ip_info()
436 num_slots += hweight32(adev->mes.compute_hqd_mask[i]); in amdgpu_hw_ip_info()
451 num_slots += hweight32(adev->mes.sdma_hqd_mask[i]); in amdgpu_hw_ip_info()
H A Damdgpu_gmc.c612 if (ring == &adev->mes.ring[0] || in amdgpu_gmc_allocate_vm_inv_eng()
613 ring == &adev->mes.ring[1] || in amdgpu_gmc_allocate_vm_inv_eng()
818 if (adev->mes.ring[0].sched.ready) { in amdgpu_gmc_fw_reg_write_reg_wait()
H A Damdgpu_virt.c634 (uint64_t)(adev->mes.resource_1_gpu_addr[0] + AMDGPU_GPU_PAGE_SIZE); in amdgpu_virt_write_vf2pf_data()
636 adev->mes.resource_1[0]->tbo.base.size - AMDGPU_GPU_PAGE_SIZE; in amdgpu_virt_write_vf2pf_data()
1207 adev->mes.ring[0].sched.ready = false; in amdgpu_virt_post_reset()
H A Damdgpu_ucode.c774 FW_VERSION_ATTR(mes_fw_version, 0444, mes.sched_version & AMDGPU_MES_VERSION_MASK);
775 FW_VERSION_ATTR(mes_kiq_fw_version, 0444, mes.kiq_version & AMDGPU_MES_VERSION_MASK);
H A Dgmc_v11_0.c263 if ((adev->gfx.kiq[0].ring.sched.ready || adev->mes.ring[0].sched.ready) && in gmc_v11_0_flush_gpu_tlb()
H A Damdgpu_amdkfd.c704 ((adev->mes.kiq_version & AMDGPU_MES_VERSION_MASK) <= 64)) || in amdgpu_amdkfd_set_compute_idle()
H A Damdgpu_drv.c698 MODULE_PARM_DESC(mes,
700 module_param_named(mes, amdgpu_mes, int, 0444);
H A Dgfx_v11_0.c1476 adev->mes.fw[pipe]->data; in gfx_v11_0_rlc_backdoor_autoload_copy_mes_ucode()
1478 fw_data = (const __le32 *)(adev->mes.fw[pipe]->data + in gfx_v11_0_rlc_backdoor_autoload_copy_mes_ucode()
1485 fw_data = (const __le32 *)(adev->mes.fw[pipe]->data + in gfx_v11_0_rlc_backdoor_autoload_copy_mes_ucode()
1617 adev->mes.fw_version[0] >= 120) { in gfx_v11_0_sw_init()
1647 adev->mes.fw_version[0] >= 99) { in gfx_v11_0_sw_init()
1662 adev->mes.fw_version[0] >= 128) { in gfx_v11_0_sw_init()
1676 adev->mes.fw_version[0] >= 114) { in gfx_v11_0_sw_init()
4595 if (adev->enable_mes_kiq && adev->mes.kiq_hw_init) in gfx_v11_0_cp_resume()
H A Dgfx_v12_0.c1289 adev->mes.fw[pipe]->data; in gfx_v12_0_rlc_backdoor_autoload_copy_mes_ucode()
1291 fw_data = (const __le32 *)(adev->mes.fw[pipe]->data + in gfx_v12_0_rlc_backdoor_autoload_copy_mes_ucode()
1297 fw_data = (const __le32 *)(adev->mes.fw[pipe]->data + in gfx_v12_0_rlc_backdoor_autoload_copy_mes_ucode()
1428 adev->mes.fw_version[0] >= 123) { in gfx_v12_0_sw_init()
1443 adev->mes.fw_version[0] >= 100) in gfx_v12_0_sw_init()
3472 if (adev->enable_mes_kiq && adev->mes.kiq_hw_init) in gfx_v12_0_cp_resume()
/linux/tools/testing/cxl/test/
H A Dmem.c179 struct mock_event_store mes; member
194 return &mdata->mes.mock_logs[log_type]; in event_find_log()
228 static void mes_add_event(struct mock_event_store *mes, in mes_add_event() argument
237 log = &mes->mock_logs[log_type]; in mes_add_event()
360 struct mock_event_store *mes = &mdata->mes; in cxl_mock_event_trigger() local
371 cxl_mem_get_event_records(mdata->mds, mes->ev_status); in cxl_mock_event_trigger()
512 static void cxl_mock_add_event_logs(struct mock_event_store *mes) in cxl_mock_add_event_logs() argument
526 mes_add_event(mes, CXL_EVENT_TYPE_INFO, &maint_needed); in cxl_mock_add_event_logs()
527 mes_add_event(mes, CXL_EVENT_TYPE_INFO, in cxl_mock_add_event_logs()
529 mes_add_event(mes, CXL_EVENT_TYPE_INFO, in cxl_mock_add_event_logs()
[all …]
/linux/tools/power/cpupower/utils/idle_monitor/
H A Dcpupower-monitor.h71 #define print_overflow_err(mes, ov) \ argument
75 "could be inaccurate\n"), mes, ov); \
/linux/drivers/misc/sgi-gru/
H A Dgrukservices.c998 char mes[GRU_CACHE_LINE_BYTES], *m; in quicktest1() local
1005 memset(mes, 0xee, sizeof(mes)); in quicktest1()
1009 mes[8] = i; in quicktest1()
1011 ret = gru_send_message_gpa(&mqd, mes, sizeof(mes)); in quicktest1()
/linux/include/uapi/linux/
H A Dif_arcnet.h94 } mes; member
/linux/drivers/net/arcnet/
H A Dcapmode.c178 ((unsigned char *)&pkt->soft.cap.mes), length - 1); in prepare_tx()
213 ackpkt->soft.cap.mes.ack = acked; in ack_tx()
/linux/drivers/gpu/drm/amd/amdkfd/
H A Dkfd_debug.h139 (dev->adev->mes.sched_version & AMDGPU_MES_VERSION_MASK) >= 70) || in kfd_dbg_has_ttmps_always_setup()
H A Dkfd_device_queue_manager.c258 amdgpu_mes_lock(&adev->mes); in add_queue_mes()
259 r = adev->mes.funcs->add_hw_queue(&adev->mes, &queue_input); in add_queue_mes()
260 amdgpu_mes_unlock(&adev->mes); in add_queue_mes()
288 amdgpu_mes_lock(&adev->mes); in remove_queue_mes()
289 r = adev->mes.funcs->remove_hw_queue(&adev->mes, &queue_input); in remove_queue_mes()
290 amdgpu_mes_unlock(&adev->mes); in remove_queue_mes()
H A Dkfd_topology.c1937 uint32_t mes_api_rev = (dev->gpu->adev->mes.sched_version & in kfd_topology_set_dbg_firmware_support()
1940 uint32_t mes_rev = dev->gpu->adev->mes.sched_version & in kfd_topology_set_dbg_firmware_support()
H A Dkfd_device.c567 uint32_t mes_rev = node->adev->mes.sched_version & AMDGPU_MES_VERSION_MASK; in kfd_gws_init()

12