Home
last modified time | relevance | path

Searched refs:me_id (Results 1 – 11 of 11) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Dmes_v11_0.c618 uint32_t me_id, uint32_t pipe_id, in mes_v11_0_reset_pipe_mmio() argument
624 return mes_v11_0_reset_gfx_pipe_mmio(adev, me_id, pipe_id, queue_id); in mes_v11_0_reset_pipe_mmio()
626 return mes_v11_0_reset_compute_pipe_mmio(adev, me_id, pipe_id, queue_id); in mes_v11_0_reset_pipe_mmio()
632 uint32_t me_id, uint32_t pipe_id, in mes_v11_0_reset_queue_mmio() argument
643 me_id, pipe_id, queue_id, vmid); in mes_v11_0_reset_queue_mmio()
660 soc21_grbm_select(adev, me_id, pipe_id, queue_id, 0); in mes_v11_0_reset_queue_mmio()
676 me_id, pipe_id, queue_id); in mes_v11_0_reset_queue_mmio()
678 soc21_grbm_select(adev, me_id, pipe_id, queue_id, 0); in mes_v11_0_reset_queue_mmio()
696 me_id, pipe_id, queue_id); in mes_v11_0_reset_queue_mmio()
697 switch (me_id) { in mes_v11_0_reset_queue_mmio()
[all …]
H A Dmes_v12_0.c587 uint32_t me_id, uint32_t pipe_id, in mes_v12_0_reset_queue_mmio() argument
598 me_id, pipe_id, queue_id, vmid); in mes_v12_0_reset_queue_mmio()
615 soc24_grbm_select(adev, me_id, pipe_id, queue_id, 0); in mes_v12_0_reset_queue_mmio()
631 me_id, pipe_id, queue_id); in mes_v12_0_reset_queue_mmio()
633 soc24_grbm_select(adev, me_id, pipe_id, queue_id, 0); in mes_v12_0_reset_queue_mmio()
651 me_id, pipe_id, queue_id); in mes_v12_0_reset_queue_mmio()
652 switch (me_id) { in mes_v12_0_reset_queue_mmio()
681 uint32_t me_id, uint32_t pipe_id, in mes_v12_0_reset_pipe_mmio() argument
687 return mes_v12_0_reset_gfx_pipe_mmio(adev, me_id, pipe_id, queue_id); in mes_v12_0_reset_pipe_mmio()
689 return mes_v12_0_reset_compute_pipe_mmio(adev, me_id, pipe_id, queue_id); in mes_v12_0_reset_pipe_mmio()
[all …]
H A Dgfx_v9_4_3.c291 uint32_t me_id, uint32_t pipe_id, uint32_t queue_id, in gfx_v9_4_3_kiq_reset_hw_queue() argument
300 soc15_grbm_select(adev, me_id, pipe_id, queue_id, 0, xcc_id); in gfx_v9_4_3_kiq_reset_hw_queue()
3404 u8 me_id, pipe_id, queue_id; in gfx_v9_4_3_eop_irq() local
3408 me_id = (entry->ring_id & 0x0c) >> 2; in gfx_v9_4_3_eop_irq()
3417 switch (me_id) { in gfx_v9_4_3_eop_irq()
3429 if ((ring->me == me_id) && (ring->pipe == pipe_id) && (ring->queue == queue_id)) in gfx_v9_4_3_eop_irq()
3440 u8 me_id, pipe_id, queue_id; in gfx_v9_4_3_fault() local
3444 me_id = (entry->ring_id & 0x0c) >> 2; in gfx_v9_4_3_fault()
3453 switch (me_id) { in gfx_v9_4_3_fault()
3461 if (ring->me == me_id && ring->pipe == pipe_id && in gfx_v9_4_3_fault()
H A Dgfx_v12_1.c3988 u8 me_id, pipe_id, queue_id; in gfx_v12_1_eop_irq() local
3997 me_id = (entry->ring_id & 0x0c) >> 2; in gfx_v12_1_eop_irq()
4005 switch (me_id) { in gfx_v12_1_eop_irq()
4016 if ((ring->me == me_id) && in gfx_v12_1_eop_irq()
4023 dev_dbg(adev->dev, "Unexpected me %d in eop_irq\n", me_id); in gfx_v12_1_eop_irq()
4080 u8 me_id, pipe_id, queue_id; in gfx_v12_1_handle_priv_fault() local
4084 me_id = (entry->ring_id & 0x0c) >> 2; in gfx_v12_1_handle_priv_fault()
4093 switch (me_id) { in gfx_v12_1_handle_priv_fault()
4100 if (ring->me == me_id && ring->pipe == pipe_id && in gfx_v12_1_handle_priv_fault()
4106 dev_dbg(adev->dev, "Unexpected me %d in priv_fault\n", me_id); in gfx_v12_1_handle_priv_fault()
H A Damdgpu_mes.h339 uint32_t me_id; member
H A Dgfx_v9_0.c1045 uint32_t me_id, uint32_t pipe_id, uint32_t queue_id, in gfx_v9_0_kiq_reset_hw_queue() argument
1054 soc15_grbm_select(adev, me_id, pipe_id, queue_id, 0, 0); in gfx_v9_0_kiq_reset_hw_queue()
6271 u8 me_id, pipe_id, queue_id; in gfx_v9_0_eop_irq() local
6275 me_id = (entry->ring_id & 0x0c) >> 2; in gfx_v9_0_eop_irq()
6279 switch (me_id) { in gfx_v9_0_eop_irq()
6298 if ((ring->me == me_id) && (ring->pipe == pipe_id) && (ring->queue == queue_id)) in gfx_v9_0_eop_irq()
6309 u8 me_id, pipe_id, queue_id; in gfx_v9_0_fault() local
6313 me_id = (entry->ring_id & 0x0c) >> 2; in gfx_v9_0_fault()
6317 switch (me_id) { in gfx_v9_0_fault()
6325 if (ring->me == me_id && ring->pipe == pipe_id && in gfx_v9_0_fault()
H A Dgfx_v10_0.c3822 uint32_t me_id, uint32_t pipe_id, uint32_t queue_id, in gfx_v10_0_kiq_reset_hw_queue() argument
3832 nv_grbm_select(adev, me_id, pipe_id, queue_id, 0); in gfx_v10_0_kiq_reset_hw_queue()
9198 u8 me_id, pipe_id, queue_id; in gfx_v10_0_eop_irq() local
9203 me_id = (entry->ring_id & 0x0c) >> 2; in gfx_v10_0_eop_irq()
9207 switch (me_id) { in gfx_v10_0_eop_irq()
9222 if ((ring->me == me_id) && in gfx_v10_0_eop_irq()
9359 u8 me_id, pipe_id, queue_id; in gfx_v10_0_handle_priv_fault() local
9363 me_id = (entry->ring_id & 0x0c) >> 2; in gfx_v10_0_handle_priv_fault()
9367 switch (me_id) { in gfx_v10_0_handle_priv_fault()
9371 if (ring->me == me_id && ring->pipe == pipe_id && in gfx_v10_0_handle_priv_fault()
[all …]
H A Dgfx_v12_0.c4882 u8 me_id = (entry->ring_id & 0x0c) >> 2; in gfx_v12_0_eop_irq() local
4888 switch (me_id) { in gfx_v12_0_eop_irq()
4898 if ((ring->me == me_id) && in gfx_v12_0_eop_irq()
4914 if ((ring->me == me_id) && in gfx_v12_0_eop_irq()
5093 u8 me_id, pipe_id, queue_id; in gfx_v12_0_handle_priv_fault() local
5095 me_id = (entry->ring_id & 0x0c) >> 2; in gfx_v12_0_handle_priv_fault()
5099 amdgpu_gfx_handle_priv_fault(adev, entry, me_id, pipe_id, queue_id); in gfx_v12_0_handle_priv_fault()
H A Dgfx_v8_0.c6486 u8 me_id, pipe_id, queue_id; in gfx_v8_0_eop_irq() local
6490 me_id = (entry->ring_id & 0x0c) >> 2; in gfx_v8_0_eop_irq()
6494 switch (me_id) { in gfx_v8_0_eop_irq()
6505 if ((ring->me == me_id) && (ring->pipe == pipe_id) && (ring->queue == queue_id)) in gfx_v8_0_eop_irq()
6516 u8 me_id, pipe_id, queue_id; in gfx_v8_0_fault() local
6520 me_id = (entry->ring_id & 0x0c) >> 2; in gfx_v8_0_fault()
6524 switch (me_id) { in gfx_v8_0_fault()
6532 if (ring->me == me_id && ring->pipe == pipe_id && in gfx_v8_0_fault()
H A Damdgpu_gfx.c874 u8 me_id, u8 pipe_id, u8 queue_id) in amdgpu_gfx_handle_priv_fault() argument
888 if (ring->me == me_id && ring->pipe == pipe_id && in amdgpu_gfx_handle_priv_fault()
897 if (ring->me == me_id && ring->pipe == pipe_id && in amdgpu_gfx_handle_priv_fault()
H A Dgfx_v11_0.c6545 u8 me_id = (entry->ring_id & 0x0c) >> 2; in gfx_v11_0_eop_irq() local
6551 switch (me_id) { in gfx_v11_0_eop_irq()
6561 if ((ring->me == me_id) && in gfx_v11_0_eop_irq()
6577 if ((ring->me == me_id) && in gfx_v11_0_eop_irq()
6756 u8 me_id, pipe_id, queue_id; in gfx_v11_0_handle_priv_fault() local
6758 me_id = (entry->ring_id & 0x0c) >> 2; in gfx_v11_0_handle_priv_fault()
6762 amdgpu_gfx_handle_priv_fault(adev, entry, me_id, pipe_id, queue_id); in gfx_v11_0_handle_priv_fault()