Home
last modified time | relevance | path

Searched refs:mcq_base (Results 1 – 4 of 4) sorted by relevance

/linux/include/ufs/
H A Dufshcd.h1104 void __iomem *mcq_base; member
1264 writel((val), (hba)->mcq_base + (reg))
1266 readl((hba)->mcq_base + (reg))
1269 writel_relaxed((val), (hba)->mcq_base + (reg))
1271 readl_relaxed((hba)->mcq_base + (reg))
/linux/drivers/ufs/host/
H A Dufs-qcom.c1818 void __iomem *mcq_vs_base = hba->mcq_base + UFS_MEM_VS_BASE; in ufs_qcom_dump_mcq_hci_regs()
1828 {hba->mcq_base, 0x0, 256 * 4, "MCQ HCI-0 "}, in ufs_qcom_dump_mcq_hci_regs()
1829 {hba->mcq_base, 0x400, 256 * 4, "MCQ HCI-1 "}, in ufs_qcom_dump_mcq_hci_regs()
1977 hba->mcq_base = devm_ioremap_resource(hba->dev, res); in ufs_qcom_mcq_config_resource()
1978 if (IS_ERR(hba->mcq_base)) { in ufs_qcom_mcq_config_resource()
1980 PTR_ERR(hba->mcq_base)); in ufs_qcom_mcq_config_resource()
1981 return PTR_ERR(hba->mcq_base); in ufs_qcom_mcq_config_resource()
2026 opr->base = hba->mcq_base + (opr->offset - UFS_QCOM_MCQ_CONFIG_OFFSET); in ufs_qcom_op_runtime_config()
2042 *ocqs = readl(hba->mcq_base + UFS_MEM_CQIS_VS); in ufs_qcom_get_outstanding_cqs()
H A Dufshcd-pci.c452 hba->mcq_base = hba->mmio_base + ufshcd_mcq_queue_cfg_addr(hba); in ufs_qemu_mcq_config_resource()
H A Dufs-mediatek.c2216 hba->mcq_base = hba->mmio_base + MCQ_QUEUE_OFFSET(hba->mcq_capabilities); in ufs_mtk_mcq_config_resource()