Home
last modified time | relevance | path

Searched refs:mbox0 (Results 1 – 7 of 7) sorted by relevance

/linux/drivers/gpu/drm/nouveau/nvkm/subdev/gsp/
H A Dgh100.c44 gh100_gsp_lockdown_released(struct nvkm_gsp *gsp, u32 *mbox0) in gh100_gsp_lockdown_released() argument
49 *mbox0 = nvkm_falcon_rd32(&gsp->falcon, NV_PFALCON_FALCON_MAILBOX0); in gh100_gsp_lockdown_released()
51 if (*mbox0 && (*mbox0 & 0xffffff00) == 0xbadf4100) in gh100_gsp_lockdown_released()
55 if (*mbox0) { in gh100_gsp_lockdown_released()
59 if ((((u64)mbox1 << 32) | *mbox0) != gsp->fmc.args.addr) in gh100_gsp_lockdown_released()
78 u32 mbox0; in gh100_gsp_init() local
111 if (gh100_gsp_lockdown_released(gsp, &mbox0)) in gh100_gsp_init()
122 if (mbox0) { in gh100_gsp_init()
123 nvkm_error(subdev, "GSP-FMC boot failed (mbox: 0x%08x)\n", mbox0); in gh100_gsp_init()
H A Dfwsec.c311 u32 mbox0 = 0; in nvkm_gsp_fwsec_boot() local
314 return nvkm_falcon_fw_boot(fw, subdev, true, &mbox0, NULL, 0, 0); in nvkm_gsp_fwsec_boot()
/linux/drivers/gpu/drm/nouveau/nvkm/falcon/
H A Dgm200.c221 u32 mbox0, mbox1; in gm200_flcn_fw_boot() local
237 mbox0 = nvkm_falcon_rd32(falcon, 0x040); in gm200_flcn_fw_boot()
239 if (FLCN_ERRON(falcon, ret || mbox0 != mbox0_ok, "mbox %08x %08x", mbox0, mbox1)) in gm200_flcn_fw_boot()
H A Dga102.c113 ga102_flcn_fw_boot(struct nvkm_falcon_fw *fw, u32 *mbox0, u32 *mbox1, u32 mbox0_ok, u32 irqsclr) in ga102_flcn_fw_boot() argument
122 return gm200_flcn_fw_boot(fw, mbox0, mbox1, mbox0_ok, irqsclr); in ga102_flcn_fw_boot()
/linux/drivers/gpu/drm/nouveau/include/nvkm/core/
H A Dfalcon.h101 u32 *mbox0, u32 *mbox1, u32 mbox0_ok, u32 irqsclr);
/linux/drivers/gpu/drm/nouveau/nvkm/subdev/gsp/rm/r535/
H A Dgsp.c1094 u32 mbox0; in r535_gsp_msg_run_cpu_sequencer() local
1113 mbox0 = nvkm_falcon_rd32(&sec2->falcon, 0x040); in r535_gsp_msg_run_cpu_sequencer()
1114 if (WARN_ON(mbox0)) { in r535_gsp_msg_run_cpu_sequencer()
1115 nvkm_error(&gsp->subdev, "seq core resume sec2: 0x%x\n", mbox0); in r535_gsp_msg_run_cpu_sequencer()
/linux/arch/mips/include/asm/octeon/
H A Dcvmx-sriox-defs.h455 uint64_t mbox0:2; member
461 uint64_t mbox0:2;